登录
首页 » VHDL » a Verilog HDL language used in the preparation of multi

a Verilog HDL language used in the preparation of multi

于 2022-02-06 发布 文件大小:40.50 kB
0 98
下载积分: 2 下载次数: 1

代码说明:

一个用VerilogHDL语言编写的多路解复用器-a Verilog HDL language used in the preparation of multi-channel demultiplexer

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配...
    在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配-In the use of Verilog in the FPGA platform, the output sine wave, the realization of the chip for Cyclone II 484C8, has pin allocation
    2022-01-31 10:21:02下载
    积分:1
  • A4_Oscilloscope_Top
    数字示波器实验,利用AD、DA和VGA三个外设来实现简易示波器,DA外设发送正弦波给AD外设,AD外设解析成数字信号将数据送给VGA外设进行显示。在VGA上可以看到DA外设发送的波形、波形频率和波形峰峰值。(In the experiment of digital oscilloscope, AD, DA and VGA are used to realize simple oscilloscope. DA peripheral transmits sine wave to AD peripheral. AD peripheral resolves into digital signal and sends data to VGA peripheral for display. The waveform, waveform frequency and peak value of DA peripheral can be seen on VGA.)
    2019-03-13 10:45:10下载
    积分:1
  • fpga--lpass
    基于FPGA的数字低通滤波器 。。。。。(FPGA-based digital low-pass filter。。。。。)
    2021-04-24 08:28:47下载
    积分:1
  • (Avalon-ST)-interface_from_liu
    IP 核的接口(The Avalon® Streaming (Avalon-ST) interface)的使用说明,和程序(IP core interface (The Avalon Streaming (Avalon-ST) interface) instructions for use, and procedures)
    2012-09-16 13:41:57下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • sample_SPI
    这是一个瑞萨R78/G13的SPI演示程序,详细的放置了说明,很有用的源码(This is one of the SPI Renesas R78/G13 demonstration program, placed a detailed description of very useful source)
    2013-09-03 02:59:19下载
    积分:1
  • second7-02
    在quartusII环境下采用对编解码芯片HD6408和HD6409驱动的方式实现曼彻斯特编解码(Environment in quartusII codec chip used on the HD6408 and HD6409-driven way to achieve encoding and decoding of Manchester)
    2020-11-02 10:19:53下载
    积分:1
  • top
    说明:  FPGA程序的top.v文件,主要实现DDS信号发生器功能,通过定时器,可简单实现输出幅值无极跳变(FPGA procedures top.v documents, the main function of DDS signal generator, through the timer can be simple to achieve the output amplitude wuji hopping)
    2008-12-05 16:18:28下载
    积分:1
  • VHDLFIR
    1 由matlab计算FIR数字滤波器的滤波系数; 2 用VHDL语言设计逻辑电路,再通过QUARTUS II 软件,将各个模块的电路封装成期间,在顶层设计中通过连线,完成整个系统。 (matlab VHDL QUARTUS )
    2016-05-15 12:49:30下载
    积分:1
  • PCI_SEND
    通过PCI数据传输总线,实现PC到PCI板卡的高速数据传输,PCI总线使用9054芯片进行总线协议的转换(Realizing data transmission of PCI)
    2017-12-11 14:34:00下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载