登录
首页 » VHDL » verilog代码uart传输

verilog代码uart传输

于 2022-01-30 发布 文件大小:10.48 kB
0 173
下载积分: 2 下载次数: 1

代码说明:

通过UART进行的低功耗低成本的数据传输TEQ再检查一下它,一旦它的writen用Verilog语言而且它是基于一个协议,你要指定更好的沟通自己的规则

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • rfid new code
    说明:  In the data management system a significant role of the Data link layer is to convert the unreliable physical link between reader and tag into a reliable link. Therefore, the RFID system employs the Cyclic Redundancy Check (CRC) as an error detection scheme. In addition for reader to communicate with the multiple tags, an anti-collision technique is required. The technique is to coordinate the communication between the reader and the tags. The common deterministic anti-collision techniques are based on the Tree algorithm such as the Binary Tree and the Query Tree algorithms.
    2019-04-30 16:54:27下载
    积分:1
  • 39736216MyDspToolbox
    使用Matlab Gui实现的数字信号处理常用算法,包括卷积,FFT,FIRIIR数字滤波器设计,最佳滤波器,自适应滤波,卡尔曼滤波等
    2012-05-01 11:59:57下载
    积分:1
  • Lab2
    Simple ALU Objectives 1. Explore simple ALU structure. 2. Working with components 3. Working with language templates in ModelSim 4. Making a test bench and simulation using ModelSim
    2017-01-13 19:28:54下载
    积分:1
  • Xilinx-Timing
    Xilinx FPGA 时序约束资料,原厂出品,经典不需要理由(Xilinx FPGA timing constraint information, original, classic no reason)
    2013-05-17 09:31:26下载
    积分:1
  • csbar(3) : X"E0000" to X"E01FF"
    -- M68008 Address Decoder -- Address decoder for the m68008 -- asbar must be 0 to enable any output -- csbar(0) : X"00000" to X"01FFF" -- csbar(1) : X"40000" to X"43FFF" -- csbar(2) : X"08000" to X"0AFFF" -- csbar(3) : X"E0000" to X"E01FF" -- download from www.pld.com.cn & www.fpga.com.cn --- M68008 Address Decoder-- Address decod er for the m68008-- 0 asbar must be to enable any o utput-- csbar (0) : X "00000" to X "01FFF"-- csbar (1) : X "40000" to X "43FFF"-- csbar (2) : X "08000" to X "0AFFF"-- csbar (3) : X "E0000" to X "E01FF"-- download from www.pld. com.cn
    2022-02-26 21:53:57下载
    积分:1
  • GPS全球定位接收机 原理与软件实现_12378929
    本书从电子技术和通信系统的角度讲解gps接收机的设计开发原理,其内容集中在用户终端,即接收机的设计原理和软件实现上。全书分为两大部分,第一部分为理论篇,第二部分为实现篇。理论篇首先对导航的基本目的进行了阐述,并由一个浅显的二维导航系统对导航信号的特点进行了推导,随后阐述了gps信号格式,同时对于直接影响接收机性能的射频前端部分做了理论分析;实现篇主要对本书实现的软件gps接收机的系统实现和源代码进行了讲解,同时作为总结,将信号处理的结果和有意义的中间变量以图示的方式给出,可以使读者有一个感性的认识,同时提升学习兴趣。. 本书适合从事卫星导航接收机研发的技术人员和卫星通信接收机研究的研究人员,尤其是从事北斗系统研发的专业人员、cdma通信系统研发人员,以及通信电子类专业的高年级本科生和研究生阅读,既可作为教学培训的教材,也可作为相关专业工程技术人员的参考资料。(This book explains the design and development principle of the GPS receiver from the perspective of electronic technology and communication system. Its content focuses on the design principle and software implementation of the user terminal, that is, the receiver. The whole book is divided into two parts. The first part is the theoretical part and the second part is the realization part. Firstly, the basic purpose of navigation is expounded, and the characteristics of navigation signal are deduced by a simple two-dimensional navigation system. Then, the format of GPS signal is expounded. At the same time, the front-end part of radio frequency which directly affects the performance of the receiver is theoretically analyzed.)
    2019-05-05 08:54:24下载
    积分:1
  • pprobar
    ES A PRACRICA 2 DEL LABORATORIO DE DIGITAL
    2013-12-09 04:26:42下载
    积分:1
  • LZRW1 VHDL语言,有有下
    lzrw1算法,VHDL语言,不带TB。模块验证,自己写TB文件
    2023-05-21 19:15:03下载
    积分:1
  • 一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合...
    一种新的FIFO实现方法,verilog描述,通过modelsim 6.0 仿真,Quartue综合-FIFO realize a new method, verilog description, modelsim 6.0 through simulation, Quartue integrated
    2023-01-18 15:40:03下载
    积分:1
  • 加法器的VHDL实现
    本资源包括了加法器的VHDL代码实现,供大家学习。
    2022-11-01 21:40:03下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载