-
第七次课--视频图像DCT处理及水印嵌入_2
说明: 熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。
利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。
利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。
利用双线性插值方法实现对图像640×480到1024×768的放大操作。
完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format.
Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface.
With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA.
The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768.
Complete the VGA display interface design.)
- 2020-06-25 04:00:02下载
- 积分:1
-
marquee
Multisim11下8051跑马灯仿真。(The 8051 Marquee under Multisim11 simulation.)
- 2012-11-07 23:12:12下载
- 积分:1
-
verilog_curr_design
说明: 实现中采用 Verilog HDL 描述、 ModelSim 进行功能仿真、 Quartus II 进行逻辑综合和适配下载(Design of table tennis game machine)
- 2020-07-16 21:49:36下载
- 积分:1
-
Desktop
qpsk的fpga实现,包含调制和解调部分,使用verilog语言(FPGA implementation of QPSK)
- 2019-03-16 02:52:26下载
- 积分:1
-
8b10b Verilog
8bit/10bit编码Verilog实现(8bit/10bit Verilog Code)
- 2018-09-18 10:29:44下载
- 积分:1
-
powerlink开源的最新全部源码
powerlink最新的开源全部VHDL及C/C++代码,用于powerlink的开发。是当前最新版本。包含Linux的实现及nios /arm软核的实现。可以用于xinx和Altera的FPGA。
- 2022-07-10 04:47:40下载
- 积分:1
-
mdct_latest.tar
mdct, it contains DOC,MATLAB,source,synthesis.
- 2009-12-11 14:15:39下载
- 积分:1
-
Synopsys 8051 IP core documentation.
Synopsys 8051 IP core documentation.
- 2022-06-26 21:44:13下载
- 积分:1
-
FPGA_UART
用Verilog语言实现的FPGA UART独立收发模块
思路简单,代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond.
功能:串口收到数据后立即回传,此后每一秒串口数据+1再发送。(Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA VERSA verified by the compiler Lattice Diamond. Features: Serial data is received immediately after the return, then every second serial port and then send the data+ 1.)
- 2011-10-03 13:18:56下载
- 积分:1
-
键盘接口电路的一个工程
键盘接口电路的一个工程---包括vhdl源程序和编译后产生的相关文件-Keyboard interface circuit of a project--- including VHDL source code and compile the relevant documents after
- 2022-05-19 23:52:35下载
- 积分:1