登录
首页 » Verilog » 3to8 解码器与语言

3to8 解码器与语言

于 2022-01-26 发布 文件大小:72.72 kB
0 119
下载积分: 2 下载次数: 1

代码说明:

3 到 8 解码器使用 case 函数 玩得愉快

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • fsm_seller
    说明:  用verilog状态机实现简单的自动售货机(Using Verilog state machine to realize simple vending machine)
    2020-05-07 15:00:23下载
    积分:1
  • xapp953
    Two-Dimensional Rank Order Filter Author: Gabor Szedo
    2012-05-15 02:50:41下载
    积分:1
  • ds312_Spartan-3E-FPGA
    FPGA资料与所用元器件的数据参考手册与应用指南(ds312_Spartan-3E FPGA Family )
    2012-09-18 21:43:54下载
    积分:1
  • 基于UVM的 CRC电路验证程序
    基于UVM的CRC电路验证程序,包含基本的CRC电路模块,testbench,给出了UVM的实现
    2022-02-13 03:15:19下载
    积分:1
  • Interleaver_Deinterleaver
    通信中卷积交织/解交织FPGA源程序,采用verilogHDL代码实现,包含测试程序,经过验证。(Communication in the convolutional interleaving/de interleaving FPGA source program, using verilogHDL code to achieve, including test procedures, after verification.)
    2021-04-17 15:18:53下载
    积分:1
  • 123456shouhuoji
    售货机-VHDL语言-已调试通过 真的很好用哦~适合一切学习EDA的初学者,能够让你轻松度过EDA课!~(Vending machine-VHDL language- has been really good with debugging by Oh ~ EDA for all beginners to learn, to let you easily through the EDA class! ~)
    2010-05-09 22:31:14下载
    积分:1
  • rtl_wangjiangxing
    ecc椭圆算法RTL,verilog源代码经过验证,用于FPGA或者ASIC(ECC elliptic curve encryption algorithm for Verilog implementation)
    2015-01-29 18:43:47下载
    积分:1
  • DDSN
    quartus II 13.0 DDS工程文件,采用VHDL编写,可输出正交两路正弦信号。可以直接用modelsim-alter 仿真(quartus II 13.0 DDS project file, using VHDL written two orthogonal sinusoidal output signals. Can be simulated directly modelsim-alter)
    2021-03-20 16:49:17下载
    积分:1
  • sch_tbf
    Token Bucket Filter queue.
    2013-05-06 11:34:24下载
    积分:1
  • 29_ad9226_test
    说明:  用Verilog编写ad_9866的相应程序,在FPGA上实现相应功能(The corresponding program of ad_9866 is written with Verilog, and the corresponding functions are realized on the FPGA.)
    2019-06-24 16:43:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载