登录
首页 » VHDL » VHDL language is designed to be simple to use the CPU, the focus of the design o...

VHDL language is designed to be simple to use the CPU, the focus of the design o...

于 2022-01-26 发布 文件大小:1.21 MB
0 173
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言设计简单的CPU,重点设计微操作代码,然后设计CPU各组成模块,最后根据设计的微操作设计微指令,验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL写的串口,很好用,程序非常简单,可以调试用
    VHDL写的串口,很好用,程序非常简单,可以调试用-Written in VHDL serial, very good, and the procedure is very simple, you can debug with
    2022-08-08 18:58:10下载
    积分:1
  • 16bit-Mulitiplier-Verilog-procedure
    这是一个16位乘法器Verilog程序,包括有符号位和无符号位乘法器(This is a 16-bit multiplier Verilog program, including the sign bit and no sign bit multiplier)
    2012-12-25 11:33:48下载
    积分:1
  • bt1120
    实现ITU-BT1120数字并行接口的编码和解码(decode and encode ITU-BT1120 parallel digital interface)
    2021-01-12 12:08:48下载
    积分:1
  • synplify-hand-book(English)
    Syplify经典英文教程。内含众多实验例程,Lab 1 Basic Synplify Run;Lab 2 Analyzing Critical Path and Assigning Timing;Lab 3 FSM (Finite State Machine) Compiler Constraints and Attributes(Syplify classic English tutorial. Contains numerous experiments routine, you can help learners to quickly grasp Syplify tips, is a rare foreign experiments tutorial.)
    2015-04-20 09:01:06下载
    积分:1
  • clock
    数字系统设计报告,多功能电子钟,显示年月日星期时分秒,及校时等功能(Digital system design report, multi-functional electronic bell, show date when the minutes and seconds a week, and school functions when)
    2009-01-02 16:36:29下载
    积分:1
  • 这是我对FPGA程序的VME总线接口的设计,对FPGA的一面…
    这是本人设计的一个关于VME总线接口的FGPA程序,FPGA一边连接ARM LPC2294,一边连接VME总线,FPGA采用的XILINX公司的SPARTANII系列,程序包包含完整的工程文件-This is my design of a VME bus interface on the FGPA procedures, FPGA side of the connection ARM LPC2294, while connecting VME bus, FPGA using the XILINX Inc. SPARTANII series, the package contains a complete project file
    2023-01-09 16:20:04下载
    积分:1
  • vcp201_code是FPGA的源代码。
    VCP201_CODE is a FPGA source code.
    2023-06-03 07:10:03下载
    积分:1
  • 445.FPGA CNN
    说明:  vhdl cnn 您的帐号尚未开通,请上传编程资料开通或在线付费马上开通(vhdl cnnCategory: verilog All Download: FPGA_Based_CNN-master.zipSize:2.30 MB FavoriteFavorite Preview code View comments Description family:-app...)
    2020-02-08 11:45:08下载
    积分:1
  • vhdl+verilog
    小波提升算法源码,里面一个txt文件可以当作算法参考;(Wavelet lifting algorithm source code, inside a TXT file can be used as algorithm reference;)
    2018-06-20 09:28:28下载
    积分:1
  • 8b10b
    8b10b编解码,用于光通信和千兆以太网,verilog编写,已验证(8b10b codec for optical communications and Gigabit Ethernet, verilog prepared Verified)
    2021-01-27 09:48:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载