登录
首页 » VHDL » VHDL language is designed to be simple to use the CPU, the focus of the design o...

VHDL language is designed to be simple to use the CPU, the focus of the design o...

于 2022-01-26 发布 文件大小:1.21 MB
0 174
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言设计简单的CPU,重点设计微操作代码,然后设计CPU各组成模块,最后根据设计的微操作设计微指令,验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl 数字时钟设计
    资源描述 VHDL语言是一种用于电路设计的高级语言。它在80年代的后期出现。最初是由美国国防部开发出来供美军用来提高设计的可靠性和缩减开发周期的一种使用范围较小的设计语言 现在利用vhdl语言,通过原件例化语句,来编写一个数字时钟
    2022-02-15 16:13:59下载
    积分:1
  • Y312448.zip
    基于VHDL的SDH专用芯片的TOP-DOWN设计, 内有全套源码以及图片,内容详尽,绝对真实可靠!(VHDL based on the SDH ASIC Design TOP-DOWN, which has a full set of source code, as well as pictures, and detailed, reliable and absolutely true!)
    2008-05-12 19:21:03下载
    积分:1
  • xspUSB
    说明:  关于usb调试相关测试 代码,用于测试和适配等(usb coding for testing , verigy, for studing usb and fpga)
    2020-06-22 23:00:01下载
    积分:1
  • ps2_lcd
    此代码能够使得键盘控制液晶,实时的进行书写,按下Backspace清屏(This code enables the keyboard to control the LCD, in real-time writing, press Backspace clear the screen)
    2013-01-27 11:04:40下载
    积分:1
  • ATSHA204_SHA256HMAC
    ATSHA204_S加密芯片资料,学习使用该芯片必读资料(ATSHA204_S encryption chip data, required reading for learning to use the chip)
    2013-09-22 10:34:43下载
    积分:1
  • EDA
    Quatus下用Verilog语言编写的双向交通灯控制系统,内含程序及波形图,注释详细,课程设计(Verilog language Quatus two-way traffic light control system, containing program and waveforms, detailed annotations, curriculum design)
    2021-01-09 12:58:51下载
    积分:1
  • 是verilog例子。初级适用。包括了简单的例子。
    是verilog例子。初级适用。包括了简单的例子。-example. The initial application. Including a simple example.
    2022-05-31 23:36:48下载
    积分:1
  • bldc_motor_control_design_example
    无刷直流电机 VHDL VERILOG 控制,速度环,RS232 串口接收发送 始终分频 PWM生成 电机相序 actel FPGA使用-VERILOG BLDC control of the use of actel FPGA( actel VERILOG BLDC control of the use of actel FPGA)
    2020-10-29 09:19:57下载
    积分:1
  • 用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用...
    用VHDL语言实现的ARM处理器的标准内核的源代码程序,可在重用-use of the VHDL standard ARM processor core source code procedures, the reuse
    2023-06-17 04:15:04下载
    积分:1
  • 本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。...
    本文件解压后clock_time.vhd采用编程环境maxplusII,完成时间秒定时、记时,设置时间秒、声光报警等功能。-this document unpacked clock_time.vhd maxplusII use programming environment, the time for completion seconds timing, Hutchison, the set-up time seconds, sound, light, alarm functions.
    2022-07-03 03:02:23下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载