登录
首页 » VHDL » VHDL language is designed to be simple to use the CPU, the focus of the design o...

VHDL language is designed to be simple to use the CPU, the focus of the design o...

于 2022-01-26 发布 文件大小:1.21 MB
0 160
下载积分: 2 下载次数: 1

代码说明:

用VHDL语言设计简单的CPU,重点设计微操作代码,然后设计CPU各组成模块,最后根据设计的微操作设计微指令,验证设计的正确性。可基本实现加、减、乘、除、移位、循环等操作。-VHDL language is designed to be simple to use the CPU, the focus of the design of micro-operation code, and then design the components of CPU module designed the final design of the micro-operation microinstruction to verify the correctness of the design. Can achieve the basic add, subtract, multiply, divide, transfer, recycling and other operations.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • I2C
    说明:  iic总线挂接在amba的apb总线上,标准接口,verilog代码的实现(iic bus attached to the amba' s apb bus, standard interfaces, verilog code implementation)
    2011-04-02 10:04:36下载
    积分:1
  • SimpleVOut-master
    SimpleVOut (SVO) is a simple set of FPGA cores for creating video signals in various formats. The cores connect using AXI-streams. Most configurations (resolution, framerate, colordepth, etc.) are set at compile-time using Verilog parameters. See svo_defines.vh for details on those parameters.
    2020-06-24 21:20:01下载
    积分:1
  • 免费8051核心上传
    Free 8051 core upload
    2022-02-21 19:18:14下载
    积分:1
  • SVPWM_method
    给出了SVPWM算法的详细FPGA实现方法!(A detailed FPGA SVPWM algorithm to achieve the method!)
    2017-04-05 13:43:14下载
    积分:1
  • HARRIS 角点检测算法
    HARIS角点检测Harris角点检测HARRIS CORENR探测器
    2023-01-31 13:30:04下载
    积分:1
  • RS2
    该源代码是RS(31,19)码的完整编译码程序,采用的是VerilogHDL语言,包含了RS码的编码和译码,这蛋疼的东西花费好多时间(The source code is RS (31,19) code complete encoding and decoding procedures, and spend a lot of time using is VerilogHDL language contains the encoding and decoding of RS codes, this egg pain)
    2012-09-09 13:04:41下载
    积分:1
  • RS(204-188)decoder_verilog
    采用verilog实现的有限域GF(28)弱对偶基乘法器,本原多项式: p(x) = x^8 + x^4 + x^3 + x^2 + 1 ,多项式基: {1, a^1, a^2, a^3, a^4, a^5, a^6, a^7},弱对偶基: {1+a^2, a^1, 1, a^7, a^6, a^5, a^4, a^3+a^7}(Verilog achieved using the finite field GF (28) weak dual basis multiplier)
    2016-06-12 16:31:51下载
    积分:1
  • vhdl经典源代码――时钟设计,入门者必须掌握
    vhdl经典源代码――时钟设计,入门者必须掌握-vhdl classical source code-- Clock Design, beginners must master
    2023-05-04 10:00:03下载
    积分:1
  • LCD1602
    通过编写verilog语言完成数据的在液晶LCD1602显示(By writing verilog language to complete the data displayed on the LCD LCD1602)
    2013-08-04 13:12:05下载
    积分:1
  • COSTAS环载波同步
    说明:  how to come ture a costas loop in FPGA with verilog,it is very useful on project
    2019-05-07 11:12:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载