登录
首页 » VHDL » 数字电子设备上下计数器的实现

数字电子设备上下计数器的实现

于 2022-01-26 发布 文件大小:8.31 kB
0 162
下载积分: 2 下载次数: 1

代码说明:

上/下计数器是有用的大规模集成

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 256M_sdram_OK
    改自特权同学verilog语言写sdram测试程序;支持256M内存(verilog sdram )
    2013-12-23 16:15:43下载
    积分:1
  • 关于FPGA的书籍,介绍了大量的Verilog实例,对初学者很有帮助
    关于FPGA的书籍,介绍了大量的Verilog实例,对初学者很有帮助-Books on the FPGA, introduced a large number of Verilog examples very helpful for beginners
    2022-11-11 12:40:04下载
    积分:1
  • vhdl code for multiplexer and detemines how multiplexer works
    vhdl code for multiplexer and detemines how multiplexer works
    2022-02-21 06:20:43下载
    积分:1
  • 从两个小的产生更广泛的ALU
    Generating a wider ALU from two small ones
    2022-07-18 07:53:37下载
    积分:1
  • TOPSWITCH
    TOPSWITCH-Ⅱ系列芯片在功率集成开关电源中应用的研究-TOPSWITCH-Ⅱ series of chips in the power switching power supply in the application of integrated research
    2022-04-27 21:12:27下载
    积分:1
  • Quartusrs232
    串口通讯,与硬件联通调试过,收发程序是分开的。(Serial Communication)
    2009-05-04 14:53:06下载
    积分:1
  • matlab程序
    说明:  OFDM信号的发送与接收 ,需要自取。时域图,模糊图,削峰。(Sending and receiving of OFDM signal)
    2020-12-17 12:56:10下载
    积分:1
  • tlc5615
    TLC5615串行DA的驱动接口,采用verilog编程(TLC5615 driver DA serial interface using verilog programming)
    2009-04-27 11:59:22下载
    积分:1
  • gobang
    一个用verilog实现的五子棋程序,用在fpga上,连接显示器,可选择与电脑对战或是双人对战,按wsad控制方向,回车控制落子,程序会自动判断输赢并显示结果(A 331 procedures implemented by verilog, used in fpga, connect the monitor, you can choose to play against the computer or a double play, press wsad control the direction, carriage control Lazi, the program will automatically determine the winners and losers and display the results)
    2015-03-30 13:13:35下载
    积分:1
  • pl_read_write_ps_ddr
    说明:  PL 和 PS 的高效交互是 zynq 7000 soc 开发的重中之重,常常需要将 PL 端的大量数据实时送到 PS 端处理,或者将 PS 端处理结果实时送到 PL 端处理,但是各种协议非常麻烦,灵活性也比较差,直接通过 AXI 总线来读写 PS 端 ddr 的数据,这里面涉及到 AXI4 协议,vivado 的 FPGA 调试等。(The efficient interaction between PL and PS is the top priority of zynq 7000 SoC development. We often need to send a large amount of data from PL to PS for real-time processing, or send the processing results from PS to pl for real-time processing. In general, we will think of using DMA for processing, but various protocols are very troublesome and the flexibility is poor. This course explains how to use Axi directly Bus to read and write DDR data of PS terminal, which involves axi4 protocol, FPGA debugging of vivado, etc.)
    2021-01-22 17:46:44下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载