-
有例在VHDL
there are exemple in the vhdl
- 2022-11-14 07:15:02下载
- 积分:1
-
基于FPGA的门级逻辑实现快速乘法运算的verilog源程序。
基于FPGA的门级逻辑实现快速乘法运算的verilog源程序。-FPGA-based gate-level logic implementation of rapid multiplication of the verilog source.
- 2022-02-21 06:32:58下载
- 积分:1
-
ML605板子上的灯
ML605评估板上的流水灯,可以实现每隔0.16秒进行+1操作
#include
#include
#include
#include
#include
int main()
{
char a[] = "-100" ;
char b[] = "123" ;
int c ;
c = atoi( a ) + atoi( b ) ;
printf("c = %d
", c) ;
return 0;
- 2022-06-01 23:28:16下载
- 积分:1
-
claa
vhdl code for carry lookahead addder
- 2014-02-05 00:26:26下载
- 积分:1
-
altera-de2-ann
基于VHDL+FPGA的神经网络设计,实现简单的字符识别(Design of Neural Network Based on VHDL+FPGA to Realize Simple Character Recognition)
- 2018-12-01 08:06:02下载
- 积分:1
-
lab2
说明: 使用vivado和Xilinx开发板实现抢答器,开发板为Xilinx Artix-7(Using vivado and Xilinx development board to achieve the responder, the development board is Xilinx artix-7)
- 2021-04-23 01:58:48下载
- 积分:1
-
dgnszsz
多功能数字钟,在quartusII软件平台上实现的verilog源代码。大家试试看。(Multifunctional digital clock in quartusII software platform to achieve the verilog source code. We try.)
- 2013-09-20 10:20:31下载
- 积分:1
-
shift_split_data
关于一个串行数据输入 根据时序将数据分两路输出的程序 (on a serial data input timing will be based on output data using two procedures)
- 2006-07-04 09:40:55下载
- 积分:1
-
sdio_slave
SDIO slave verilog code
- 2021-03-26 15:39:13下载
- 积分:1
-
FPGAdesignXilinx
华为内部资料,关于FPGA设计的详细过程介绍,很不错的。本文档从FPGA器件结构出发以速度路径延时大小和面积资源占用率为主题描述在FPGA设计过程中应当注意的问题和可以采用的设计技巧。(Huawei internal information, with regard to detailed FPGA design process of introduction, it is good. This document from the FPGA device structure in order to speed the path delay and area the size of the theme of the occupancy rate of resource description in the FPGA design process should pay attention to the problems and design techniques can be used.)
- 2020-12-21 13:59:08下载
- 积分:1