登录
首页 » VHDL » 用VHDL实现视频控制程序(实现对图像的采集和压缩)

用VHDL实现视频控制程序(实现对图像的采集和压缩)

于 2022-12-07 发布 文件大小:411.75 kB
0 123
下载积分: 2 下载次数: 1

代码说明:

用VHDL实现视频控制程序(实现对图像的采集和压缩)-Using VHDL video control procedures (the achievement of the image acquisition and compression)

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • add
    浮点加法器的用Verilog实现,32位的浮点加法器(Floating point adder Verilog)
    2021-02-28 12:49:35下载
    积分:1
  • The source code for the Nios II development of an example, the main demonstratio...
    本源码为Nios II的开发示例,主要演示Nios II的定时中断器的应用。开发环境QuartusII。 本示例十分经典,对基于SOPC开发的FPGA初学者有很大帮助。-The source code for the Nios II development of an example, the main demonstration Nios II interrupt timing device applications. Development environment QuartusII. This example is very classic, FPGA-based SOPC development of great help for beginners.
    2022-03-20 14:56:37下载
    积分:1
  • FPGA2-DSP2-EDMA
    例程是基于quartus的,FPGA通过EMIF给DSP发送数据,里面包含了一个简单的状态机和一个基于IP核的fifo,适合初学者(Routine is the FPGA to send data to the DSP via EMIF, which contains a simple state machine and an IP-based core fifo, suitable for beginners)
    2020-12-04 16:09:24下载
    积分:1
  • EDA very important small procedures to ensure that key reliability and prevent j...
    EDA中很重要的小程序,保证按键可靠性,防止抖动误差信号产生,外部信号输入时必用此消抖函数-EDA very important small procedures to ensure that key reliability and prevent jitter error signal generated, the external input signal must use this function Consumers shiver
    2022-02-13 11:15:40下载
    积分:1
  • altera DE1 SD_CARD带写入一个扇区功能的程序,已确认成功,下载直接运行就可以看效果...
    altera DE1 SD_CARD带写入一个扇区功能的程序,已确认成功,下载直接运行就可以看效果-altera DE1 SD_CARD with a sector write function procedures, has confirmed the success of running can be downloaded directly watch the effect of
    2022-04-16 19:05:08下载
    积分:1
  • 全部通过,是我的精心设计,完全满足初学者的要求。
    全部通过,是我的精心设计,完全满足初学者的要求。-all passed, I was carefully designed, fully meet the requirements of beginners.
    2022-02-20 15:52:11下载
    积分:1
  • VHDL-Code-For-Full-Adder-By-Data-Flow-Modelling
    VHDL Code For Full Adder By Data Flow Modelling
    2013-11-08 00:39:04下载
    积分:1
  • HDB3
    FPGA实验_HDB3编码器设计(包含5个模块)(FPGA design experiments _HDB3 encoder (including 5 modules))
    2020-11-30 10:29:28下载
    积分:1
  • all clock
    说明:  数字钟通过verilog实现,并且支持Modelsim仿真(The digital clock is implemented by Verilog and supports Modelsim simulation)
    2020-06-18 05:00:01下载
    积分:1
  • A4_Uart_Top
    串口! 这是一个使用的通信程序 , 非常好用。(serial port Serial port! This is a communication program used, very useful.)
    2020-06-17 14:00:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载