登录
首页 » VHDL » In the FPGA to achieve the sound card interface, flower, filter comparators, the...

In the FPGA to achieve the sound card interface, flower, filter comparators, the...

于 2022-01-25 发布 文件大小:54.75 kB
0 167
下载积分: 2 下载次数: 1

代码说明:

在FPGA上实现声卡接口,电子琴,滤波比较器,最终实现语音通信 -In the FPGA to achieve the sound card interface, flower, filter comparators, the eventual realization of voice communications

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Key-200893142940130
    说明:  关于地铁售票的一些功能 基于自动买票的VHDL设计程序 比较经典(Subway ticket on some of the features of the VHDL-based auto-buying classic design procedure)
    2008-10-07 18:16:54下载
    积分:1
  • realization of the project document ARM system CPLD logic, external resources ha...
    该工程文件实现ARM系统中CPLD的逻辑工作,起到外围资源的逻辑地址译码功能-realization of the project document ARM system CPLD logic, external resources have address decoding logic function
    2022-02-05 23:05:52下载
    积分:1
  • LPC总线从设备的verilog设计,包含状态机和中断功能。
    LPC总线从设备的verilog设计,包含状态机和中断功能。-verilog code for LPC device
    2022-01-28 17:10:12下载
    积分:1
  • prepared using VHDL stepper motor control methods. For your reference.
    用VHDL编写的步进电机控制方法.供大家参考用.-prepared using VHDL stepper motor control methods. For your reference.
    2022-06-16 01:54:04下载
    积分:1
  • capture-using-SCCB-and-FPGA
    利用SCCB和FPGA实现视频采集的论文,对相关开发人员具有很强的参考价值! (FPGA implementation using the SCCB and video collection of the papers, the relevant developer has a strong reference value ! )
    2013-09-29 15:37:52下载
    积分:1
  • basys3_timing
    基于Basys3的数字钟实例,主要用于Basys3、vivado开发环境入门。源码使用VerilogHDL(Based on digital clock instance Basys3, mainly for Basys3, vivado development environment started. Use Code VerilogHDL)
    2016-03-06 11:08:18下载
    积分:1
  • 位同步例程源代码,FPGA应用领域,Verilog
    位同步例程源代码,FPGA应用领域,Verilog-Bit synchronization routines source code, FPGA applications, Verilog
    2022-03-25 15:19:48下载
    积分:1
  • bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools
    32bits FIFO with synchronizer. pass the synthesis using Synopsys tools-bits FIFO with synchronizer. Pass the sy nthesis using Synopsys tools
    2023-01-08 07:50:03下载
    积分:1
  • 8 位 CPU vhdl实现(含全部源代码)
    说明:  这是8位CPU的CVDL代码。CPU 的主要功能是执行指令,控制完成计算机的各项操作,包括运算操作、传送操作、输入/输出操作等。作为模型计算机设计,将重点放在寄存器级,采取较简单的组成模式,以尽量简洁的设计帮助学生掌握CPU 的基本原理。 此次设计CPU就是为了了解CPU运行的原理,从而完成从指令系统到CPU的设计,并且通过仿真对CPU设计进行正确性评定。(The main function of CPU is to execute instructions, control and complete various operations of computer, including operation, transfer operation, input / output operation, etc. As a model computer design, it focuses on register level and adopts a simpler composition mode to help students master the basic principles of CPU with a concise design as far as possible. This design of CPU is to understand the principle of CPU operation, so as to complete the design from instruction system to CPU, and evaluate the correctness of CPU design through simulation.)
    2020-12-09 15:49:20下载
    积分:1
  • 61EDA_B79
    书名:LDPC原理与应用。是国内第一本介绍用LDPC编、译码基本原理及应用技术的一本书。对用 vhdl 或verilog实现硬件编程LDPC的人开发无线通信是很好的资料(Title: LDPC Principles and Applications. Is the first book describes using LDPC Encoding and Decoding the basic principles and application of technology, a book. Right to use vhdl or verilog hardware programming LDPC people to achieve development of wireless communications is a very good information)
    2009-10-30 10:36:35下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载