登录
首页 » VHDL » mc8051内核,VHDL程序,内有说明,超详细.

mc8051内核,VHDL程序,内有说明,超详细.

于 2022-07-04 发布 文件大小:197.55 kB
0 150
下载积分: 2 下载次数: 1

代码说明:

mc8051内核,VHDL程序,内有说明,超详细.-mc8051 kernel, VHDL program, which has made it clear, super-detailed.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • frequency-digital-phase-measuring-
    低频数字式相位测量仪,数码管显示相位差,精度为0.1(Low frequency digital phase measuring instrument, digital pipe display phase difference )
    2011-08-10 00:45:49下载
    积分:1
  • VHDL2verilog的程序,相信对大家很有帮助
    VHDL2verilog的程序,相信对大家很有帮助-VHDL2verilog procedures, I believe very helpful to everyone
    2022-03-24 03:20:31下载
    积分:1
  • sample_SPI
    这是一个瑞萨R78/G13的SPI演示程序,详细的放置了说明,很有用的源码(This is one of the SPI Renesas R78/G13 demonstration program, placed a detailed description of very useful source)
    2013-09-03 02:59:19下载
    积分:1
  • CPU
    用Verilog实现的 哈佛结构的简单指令集CPU程序,由ALU、地址译码器、指令译码器等部分组成(Part of a simple instruction Verilog realize the Harvard architecture CPU program set by the ALU, address decoder, an instruction decoder, etc.)
    2016-05-22 10:07:29下载
    积分:1
  • ps2
    使用verliog实现ps2键盘接口的驱动,通过altera cyclone 第四代验证通过(Use verliog implement ps2 keyboard interface driven by a fourth-generation verified by altera cyclone)
    2015-12-17 16:28:38下载
    积分:1
  • Xilinx V5 FPGA详细规格、编程FPGA参考,系统设计…
    detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.
    2022-03-16 03:52:38下载
    积分:1
  • 基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用...
    基于VHDL的RS232通讯程序,包含完整的源代码,锁脚文件以及下载文件,可直接下载使用-VHDL based on the RS232 communication procedures, including complete source code, locking pin, as well as download files documents can be directly downloaded using
    2023-07-14 19:45:03下载
    积分:1
  • stopwatch-based-on-VHDL
    基于VHDL的电子秒表的设计,使用VHDL语言描述一个秒表电路,利用QuantusII软件进行源程序设计,编译,仿真,最后形成下载文件下载至装有FPGA芯片的实验箱,进行硬件测试,要求实现秒表功能。(Design of electronic stopwatch based on VHDL)
    2013-11-27 15:42:41下载
    积分:1
  • DSP-keshe
    设计题目:基于MATLAB的FFT算法的设计 设计内容: 所设计的FFT算法应完成以下功能: (1)在MATLAB环境下编写FFT算法(不调用系统现有函数); (2)实现对选定图片进行FFT计算、还原(IFFT计算),并与系统FFT函数做对比,进行分析; (3)设计GUI界面。 (Design topics: content based on the the MATLAB FFT algorithm design design: the design of the FFT algorithm should perform the following functions: (1) the FFT algorithm written in MATLAB environment (do not call existing function of the system) (2) to achieve the selected picture for FFT calculation, restore (IFFT calculation) system FFT function analysis (3) design GUI interface.)
    2013-04-09 16:51:00下载
    积分:1
  • Four-controllable-counter
    说明:  功能是(用Verilog语言的,内有比较详细的注释): (1)计数器的功能是从0到9999计数,并能以十进制数的形式在七段数码管上显示出来(包括七段数码管显示模块). (2)该计数器有一个1个nclr和一个adj_plus端,在控制信号的作用下(见下表),计数器具有复位、增或减计数、暂停的功能。编写以上的程序的完整模块. 计数器的功能表 nclr adj_minus 功 能 0 0 复位为0 0 1 递增计数 1 0 递减计数 1 1 暂停计数 (Function is (with Verilog language, the more detailed comments): (1) counter function is from 0 to 9999 counts, and are able to form a decimal number on the seven-segment LED display (including the seven-segment LED display module). (2) The counter has a one nclr and a adj_plus side, under the action of the control signal (see below), the counter has reset, increase or decrease of count pause function. Complete the preparation of the above program modules. Counter function menu nclr adj_minus reset 0 0 0 0 1 1 0 counts counting suspended Count 1 1)
    2011-03-01 22:47:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载