登录
首页 » Verilog » 【原创】__verilog_实现_FPGA控制_1602显示__调试笔记

【原创】__verilog_实现_FPGA控制_1602显示__调试笔记

于 2022-01-25 发布 文件大小:478.23 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

FPGA控制LCD1602调试笔记 有原理介绍和源代码 此资料来自百度文库(http://wenku.baidu.com/) 您目前所看到的文档是使用的抱米花百度文库下载器所生成 此文档原地址来自 感谢您的支持 抱米花 http://blog.sina.com.cn/lotusbaob http://wenku.baidu.com/view/fd27528483d049649b665832.html  

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Time_setting
    时间设置 可以作为设计中的一个小模块进行使用 方便快捷(time setting)
    2012-03-30 10:12:28下载
    积分:1
  • wishbone
    wishbone接口的设计,在交换机和MAC之间建立wishbone接口(the wishbone interface design, wishbone interface between the switch and MAC)
    2012-12-05 12:22:24下载
    积分:1
  • uartverilog
    说明:  实现FPGA多字节的稳定串口通信,改编自特权同学的FPGA代码(Realize the stable serial communication of multi-byte FPGA and adapt the FPGA code from Quan via Quartus by Verilog)
    2020-11-16 08:39:40下载
    积分:1
  • AMI1
    本代码是用VERILOG语言描述的AMI码的解码的程序,经过调试是正确的。代码简单易懂。(This code is described in VERILOG language AMI code decoding process, after debugging is correct. Code is easy to understand.)
    2021-04-22 14:48:48下载
    积分:1
  • fir_digital
      本文对数字基带信号脉冲成型滤波的应用、原理及实现进行了研究。首先介绍了数字成型滤波的应用意义并分析了模拟和数字两种硬件实现方法,接着介绍了成形滤波器设计所需要MATLAB软件,以及利用ISE system generator在FPGA上进行滤波器实现的优势。文中给出了成形滤波函数的数学模型,讨论了几种常用成形滤波函数的传输特性以及对传输系统信号误码率的影响。然后介绍了本次设计中使用到的数字成形滤波器设计的几种FIR滤波器结构。把各种设计方案进行仿真,比较仿真结果,最后根据实际应用的情况并结合设计仿真中出现的问题进行分析,得出各种设计结构的优缺点以及适合应用的场合。(In this paper, the application of the principles and implementation of digital baseband signal pulse shaping filter is studied. First introduced the significance of digital shaping filter application and analysis of both analog and digital hardware implementation, then introduces the shaping filter design requires MATLAB software, and the use of ISE system generator on the FPGA to achieve the advantages of the filter. This paper presents a mathematical model of shaping filter function, the transmission characteristics discussed several common shaping filter functions and the impact on the error rate of the signal transmission system. Then introduced the use of this design to several digital shaping filter design FIR filter structure. The various design simulation, compare the simulation results, and finally according to the actual application and combine design simulation to analyze problems, come and where appropriate to the application advantages and disadvantages of various design s)
    2014-01-15 09:43:56下载
    积分:1
  • Radix-2 FFT processor using Radix-2 Cordic Algorithm
    这是使用Radix-2cordic算法的Radix-2fft处理器的工作Verilog代码
    2022-03-12 17:49:01下载
    积分:1
  • 浮点单元
    本文档介绍了Verilog双精度浮点内核,这些
    2023-03-23 11:50:04下载
    积分:1
  • 全加器
    利用Verilog语言编写的,在vivado环境下带进位标志的全加器的工程文件与Testbench(Engineering files and Testbench of the full adder with the carry mark in vivado environment written by Verilog language)
    2018-08-06 14:15:55下载
    积分:1
  • LCD12864(st7920)
    整理的网上关于LCD12864(ST7920控制器)的串并口程序,已在stc89c52rd+11.0592MHz的情况下测试通过(Finishing line on LCD12864 (ST7920 controller) serial and parallel programs, in the case of stc89c52rd+11.0592 MHz test)
    2020-09-13 08:48:00下载
    积分:1
  • I2C
    说明:  一种能简单的实现I2C通讯的代码,对于主机和从机之间的通讯讲解的很清楚。(A Code for I2C Communication)
    2020-06-18 23:20:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载