登录
首页 » VHDL » 该源码为VHDL语言编写的分频器,在W

该源码为VHDL语言编写的分频器,在W

于 2022-01-24 发布 文件大小:108.58 kB
0 141
下载积分: 2 下载次数: 1

代码说明:

该源码为VHDL语言编写的分频器,在W-4b教学平台上通过验证-The VHDL source for the prescaler languages, W-4b in the teaching platform validated

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL_freerisc8
    说明:  一个8位RiSC单片机的VHDL代码, 具有很好的参考价值。(an eight RiSC SCM VHDL code, is a good reference value.)
    2006-02-15 10:58:14下载
    积分:1
  • mmuart
    说明:  简单uart,verilog语言编写,已经经过测试,有需要的可以看看(Simple uart, Verilog language, has been tested, you can see if you need it)
    2020-06-23 20:00:01下载
    积分:1
  • UART_FPGA
    此vhdl程序实现了在FPGA上构建UART通信串口。分为两部分,UART的发送端transfer和接收端receiver。需要外部根据需求提供波特率时钟。(This program implements the building vhdl UART serial interface on the FPGA. Divided into two parts, UART transfer sender and receiver receiver. Required to provide the baud clock external demand.)
    2015-03-04 11:02:17下载
    积分:1
  • This document gives the code for programming a CC2500 transceiver using Altera S...
    This document gives the code for programming a CC2500 transceiver using Altera Stratix FPGA. The FPGA and CC2500 are connected through SPI mode with the FPGA as the master and CC2500 as the slave.
    2022-02-26 15:59:21下载
    积分:1
  • track_version2
    说明:  fpga实现相关滤波算法中的CSK算法,采用仿真的方式验证结果 fpga是xilinx 仿真工具是vivado2018.2 语言是verilog(The CSK algorithm is implemented in FPGA, and the results are verified by simulation FPGA is Xilinx The simulation tool is vivado 2018.2 Language is Verilog)
    2021-04-29 16:08:42下载
    积分:1
  • Electronic design automation in the conversion of traffic signals on the realiza...
    电子设计自动化中关于交通信号的转换的实现程序,基于VHDL语言实现的-Electronic design automation in the conversion of traffic signals on the realization of the procedure, based on the realization of VHDL language
    2023-05-04 11:45:03下载
    积分:1
  • CPU的VHDL设计代码
    应用背景VHDL  ;CPU设计...................................................................................................................................................................................................................................................................................................................................................................关键技术VHDL  ;CPU设计...................................................................................................................................
    2022-05-20 23:07:58下载
    积分:1
  • GAL
    有关gal器件的编程入门,以及常见逻辑门、计数器VHDL程序(For gal device programming entry, as well as common logic gates, counters VHDL program)
    2013-07-09 22:50:01下载
    积分:1
  • LMS
    verilog实现的LMS的算法,另外有tb文件可以测试已测试代码正确……(verilog implementation of LMS algorithm, another tb files can test the code has been tested properly ......)
    2021-03-12 15:29:25下载
    积分:1
  • 使用VHDL代码的FIR滤波器的设计
    fir filter design using vhdl codes
    2022-02-26 18:55:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载