登录
首页 » Verilog » rs232串口协议

rs232串口协议

于 2022-01-24 发布 文件大小:270.35 kB
0 134
下载积分: 2 下载次数: 1

代码说明:

主要是主机对寄存器进行配置传输数据

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DSP-keshe
    设计题目:基于MATLAB的FFT算法的设计 设计内容: 所设计的FFT算法应完成以下功能: (1)在MATLAB环境下编写FFT算法(不调用系统现有函数); (2)实现对选定图片进行FFT计算、还原(IFFT计算),并与系统FFT函数做对比,进行分析; (3)设计GUI界面。 (Design topics: content based on the the MATLAB FFT algorithm design design: the design of the FFT algorithm should perform the following functions: (1) the FFT algorithm written in MATLAB environment (do not call existing function of the system) (2) to achieve the selected picture for FFT calculation, restore (IFFT calculation) system FFT function analysis (3) design GUI interface.)
    2013-04-09 16:51:00下载
    积分:1
  • 1
    一个解决除法溢出的例子,可以学习到很多,注释很详细(A solution to the division overflow example, you can learn a lot, very detailed notes)
    2013-12-24 09:19:13下载
    积分:1
  • youmui_v20
    ICA (Principal Component Analysis) algorithm and procedures, GSM is GMSK modulation signal generation, On neural network control.
    2017-09-01 20:51:26下载
    积分:1
  • 04_uart_test
    说明:  基于FPGA,用verilog hdl语言实现串口收发实验(Based on FPGA, using Verilog HDL language to achieve serial port transceiver experiment)
    2021-03-14 13:43:49下载
    积分:1
  • digital_tsmc018
    180nm数字教学库,内含各种标准数字单元(180nm digital lib for education, including standard cells)
    2020-12-14 14:49:14下载
    积分:1
  • 吠陀乘数32位
    高速32位吠陀乘数使用吠陀数学设计。这有一个比其他类型的乘法器,非常少的延迟。
    2023-04-01 05:10:04下载
    积分:1
  • UART_CESHI
    基于VHDL语言的串口发送和接收程序,自己调试通过,并已经运用在工程中(Based on the serial port to send and receive procedures VHDL language, its own debugging, and has been used in the project)
    2016-08-05 15:27:54下载
    积分:1
  • NAND_flash_verilog_vhdl
    很好的NAND Flash 硬件驱动语言,支持VHDL和verilog 语言方便移植,如果有想用FPGA直接驱动NAND flash而又不知如何下手的朋友肯定喜欢。(NAND Flash Controller Reference This reference design is used to interface a NAND Flash device and provides a simple host end interface. The host end interface of this design is user-configurable. It provides buffer select signal, buffer write enable signal, address bus, data bus, error status signal, control and handshake signals for the user......)
    2021-03-08 22:59:28下载
    积分:1
  • practica1
    binary comparator with register
    2012-04-24 17:39:04下载
    积分:1
  • verilog模块练习
    这份是verilog新手学习的模块化设计,新手通过这份资料可以很快上手verilog,该份资料几乎包括在verilog后续的学习中需要的各个模块。
    2022-01-26 05:55:08下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载