登录
首页 » VHDL » VHDL实现的8位乘法器,所有仿真全部通过

VHDL实现的8位乘法器,所有仿真全部通过

于 2022-01-24 发布 文件大小:245.03 kB
0 157
下载积分: 2 下载次数: 1

代码说明:

VHDL实现的8位乘法器,所有仿真全部通过-VHDL to achieve 8-bit multiplier

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 3FP
    一个三分频verilog模块,可以用来学习基本结构。(A three points frequency verilog module can be used to study the basic structure.)
    2013-08-25 00:41:29下载
    积分:1
  • Xcell1
    W elcome to X CELL, the new Xilinx customer newsletter. By sending us your development system registration card you automatically became n charter subscriber to this quarterly publication. It is our intent to make this an informative, easy to read, responsive and-hopefully- interactive newsletter. We want to supply you with early and correct information, tell you about the status of our products and about our plans, about bugs and their workarounds, give you applications ideas and convey to you some of the en thusiasm that we feel for our Programmable Gate Arrays. If you have questions or suggestions, please send them to me. II Letters to the Editor make a newsletter more lively. Peter Alfke, Editor
    2014-12-25 01:07:59下载
    积分:1
  • FPGASquare-RootRaised-CosineFilter
    数字通信系统中, 基带信号的频谱一般较宽, 因此 传递前需对信号进行成形处理, 以改善其频谱特性,使 得在消除码间干扰与达到最佳检测接收的前提下,提高信道的频带利用率。目前,数字系统中常使用的波形成形滤波器有平方根升余弦滤波器、 高斯滤波器等。设计方法有卷积法或查表法, 其中: 卷积法的实现,需要消耗大量的乘法器与加法器,以构成具有一定延时的流水线结构。为降低硬件消耗,文献提出了一种分(FPGA Implementation of Square Root Raised Cosine Pulse Shaping Filter)
    2011-05-04 21:23:36下载
    积分:1
  • scia_loopback_interrupts
    TI F28027 SCI 源码,中断,FIFO,LoopBack使能(TI F28027 SCI source code, interrupt, FIFO and Loopback enalbe)
    2020-11-18 15:29:40下载
    积分:1
  • FPGA控制AG9226代码
    FPGA控制AG9226进行采样的代码,并用signaltap测试了一下其正确性
    2022-07-21 15:41:56下载
    积分:1
  • hardware-description
    工程实用观点,简单介绍集成电路的传统设计语言现状。(Practical engineering point of view, the traditional integrated circuit design brief language status.)
    2010-09-19 11:13:38下载
    积分:1
  • 串并转换程序,由串行输出转换为4位的并行输出
    串并转换程序,由串行输出转换为4位的并行输出-String and the conversion process, from the serial output is converted to 4-bit parallel output
    2022-04-12 06:17:43下载
    积分:1
  • 基于FPGA 的俄罗斯方块游戏
    FPGA上使用硬件描述语言实现俄罗斯方块游戏,该游戏支持PS2键盘输入,VGA视频输出,游戏可以选择不同的难度,同时可以记录显示游戏得分,同时包含VC上位机方块形状编辑器的一整套项目方案
    2022-11-05 11:50:12下载
    积分:1
  • FPGA
    verilog编写的QPSK发射机的FPGA部分,已经过验证,完全达到要求。调制矢量误差4%(QPSK transmitter verilog prepared by the FPGA portion, has been proven, fully meet the requirements. Modulation vector error of 4 )
    2013-10-08 14:58:23下载
    积分:1
  • verilog
    《数字信号处理的FPGA实现(第三版)》作者:U.Meyer-Baese 的配套源码,基于quartus9.0编写,使用的cyclone ii。其中包含FIR IIR FFT等算法的实现,对学习图像处理很有帮助。( FPGA digital signal processing (third edition) Author: U.Meyer-Baese The matching source, based on quartus9.0 preparation, the use of cyclone ii. Which includes FIR IIR FFT algorithm such as the realization of learning to image processing helpful.)
    2016-12-21 10:14:26下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载