登录
首页 » VHDL » 基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等...

基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等...

于 2022-02-12 发布 文件大小:3.14 MB
0 198
下载积分: 2 下载次数: 2

代码说明:

基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等-FPGA-based multi-functional Digital Clock Design and Implementation of typhoons and rainstorms are detailed Verilog HDL source code, its functions include: time settings, time display, stopwatch, frequency, date setting, date display

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 二进制除法器,采用移位相减的方法实现,位数可调
    二进制除法器,采用移位相减的方法实现,位数可调-The source code of a divider
    2023-08-14 00:00:02下载
    积分:1
  • lovesh
    NN CONTROLLER FOR UPQC
    2012-11-12 14:01:31下载
    积分:1
  • liuy
    一个精确时钟的v-log程序,只用一个全局时钟,增加了精确度(An accurate clock in the v-log program, only one global clock, increased accuracy)
    2010-08-25 12:26:25下载
    积分:1
  • smartWasher
    QUARTER编程环境实现的智能洗衣机系统,通过DE0板子进行模拟,组要完成洗衣机5个步骤的顺序过程以及系统相应动作(QUARTER programming environment of intelligent washing system, through simulation DE0 board, groups 5 to complete the washing process and the system the sequence of steps corresponding action)
    2020-11-06 13:19:49下载
    积分:1
  • Adder4
    本设计是设计了一个4位全加器的内容,是由4个一位全加器串联而成的(The design is to design a full adder 4 content, is one of four full adder in series from the)
    2009-05-11 19:50:58下载
    积分:1
  • Opencore的IP Core,有实际合成过,可以用,大家参考
    Opencore的IP Core,有实际合成过,可以用,大家参考-Opencore of the IP Core, there is a practical synthesis that we could use, we refer to see
    2022-01-22 05:22:44下载
    积分:1
  • SPI_test
    用FPGA于32进行SPI单向通信,FPGA向32放松发送数据(One-way SPI communication is carried out in 32 with FPGA, and data is sent to 32 with ease by FPGA.)
    2020-06-18 10:40:02下载
    积分:1
  • median
    说明:  用verilog编辑的中值滤波器!语言旁表有注释方便理解!(Using Verilog editor median filter! Language beside the table annotated to facilitate understanding!)
    2008-11-03 09:21:18下载
    积分:1
  • SASX
    Use of Kalman and EKF on two-phase permanent magnet synchronous motor of the state estimate CDCDCDCDCCC
    2020-06-24 11:40:02下载
    积分:1
  • 基于VHDL的UART控制器设计
    UART模块的VHDL语言设计(Design of VHDL language based on UART module)
    2017-11-13 23:56:26下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载