登录
首页 » VHDL » 基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等...

基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等...

于 2022-02-12 发布 文件大小:3.14 MB
0 180
下载积分: 2 下载次数: 2

代码说明:

基于FPGA的多功能数字钟的设计与实现 内附有详尽的Verilog HDL源码,其功能主要有:时间设置,时间显示,跑表,分频,日期设置,日期显示等-FPGA-based multi-functional Digital Clock Design and Implementation of typhoons and rainstorms are detailed Verilog HDL source code, its functions include: time settings, time display, stopwatch, frequency, date setting, date display

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • ps2接口源程序。标准的键盘和鼠标接口,在Xilinx SpartanII XC2S200 实验板上通过验证...
    ps2接口源程序。标准的键盘和鼠标接口,在Xilinx SpartanII XC2S200 实验板上通过验证-ps2 interface source. Standard keyboard and mouse interface, in the experiments on-board Xilinx SpartanII XC2S200 validated
    2023-03-24 22:15:03下载
    积分:1
  • 给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法...
    给予MSP430F147的串口通讯程序,能帮助你了解MSP430系列单片机和串口通讯的基本方法-give MSP430F147 Serial communication process can help you understand the MSP430 MCU serial communications and the basic methods
    2022-03-30 13:28:48下载
    积分:1
  • 基于VHDL的I2C程序0002,很不错的论文及程序,,大家快下啊
    基于VHDL的I2C程序0002,很不错的论文及程序,,大家快下啊-based on the I2C procedures VHDL 0002, a very good paper and procedures, we quickly under ah
    2022-03-24 23:26:37下载
    积分:1
  • ecc
    This paper analyzes the cryptography scheme of the Trust Platform Model(TPM). The focus of the discussion would be the comparison of elliptic curve cryptography and the nowadays widely used 2048-bit RSA in evaluating which would be better suited to be used on TPM. A TPM implementation scheme based on ECC is proposed, which includes encryption and decryption schemes, signature and verification scheme, key agreement scheme. Corresponding examples of TPM commands would also be given.
    2019-06-13 14:53:45下载
    积分:1
  • 4*4按键扫描电路
    4*4按键扫描电路,用数码管显示0~F,基于VHDL语言设计,包括按键扫描,数码管扫描,数码管显示,按键消抖等代码
    2022-01-25 15:08:35下载
    积分:1
  • exercise
    使用verilog硬件设计语言在FPGA板子上STOPWATCH 秒表设计。(Using verilog hardware design language STOPWATCH stopwatch design on FPGA board.)
    2014-02-20 16:20:33下载
    积分:1
  • 用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的
    用VERILOG语言编写的电子琴程序.用GW48教学实验箱仿真的-Using Verilog language organ procedures. GW48 teaching experiment with simulation boxes
    2022-03-01 23:12:48下载
    积分:1
  • 实验室altera 1
    这是实验室1.2从Altera的代码。这是初学者熟悉Altera的工具包和硬件描述语言(VHDL)这个练习的.The目的是学习如何连接简单的输入和输出设备的FPGA芯片和实现使用这些设备的电路的基本代码。我们将使用switchesSW17-0on DE2开发板作为输入电路。我们将使用发光二极管(LED)和7段显示器作为输出设备
    2022-04-06 15:25:24下载
    积分:1
  • 本文是自已写的电子密码锁的详细开发过程,用的是Modelsim进行仿真实现,打开文档lzp...
    本文是自已写的电子密码锁的详细开发过程,用的是Modelsim进行仿真实现,打开文档lzp-This article is written in their own electronic locks detailed development process, using a ModelSim simulation achieved, open the document lzp
    2022-01-25 15:10:58下载
    积分:1
  • costas_PLL
    costas载波恢复算法 锁相环路,注释很清楚(costas carrier recovery algorithm PLL)
    2012-08-03 16:07:41下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载