-
key44
4x4鍵盤使用語法為VHDL,基於cyclone(4 x 4 keyboard using VHDL)
- 2010-05-20 00:10:47下载
- 积分:1
-
8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation....
8051的内核(vhdl)
This is version 1.1. of the MC8051 IP core. 在FPGA上运行.供有精力的人研究.-8051 kernel (vhdl) This is version 1.1. Of the M C8051 IP core. FPGA operation. have the energy for the study.
- 2022-03-03 01:17:14下载
- 积分:1
-
quanjiaqi
4 级流水方式的8 位全加器。。。。。。(Way flow of 4 full adder 8. . . . . .)
- 2009-04-29 15:48:35下载
- 积分:1
-
uart_byte_rx
说明: libero soc工程,实现通过串口接收到单字节数据后并返回发送给上位机(Libero SOC project, which realizes receiving single byte data through serial port and sending it back to host computer)
- 2020-06-21 09:20:01下载
- 积分:1
-
Digital Cymometer VHDL procedures and simulation of the file name: plj.vhd.
数字频率计VHDL程序与仿真
文件名:plj.vhd。
--功能:频率计。具有4位显示,能自动根据7位十进制计数的结果,自动选择有效数据的
--高4位进行动态显示。小数点表示是千位,即KHz。
-Digital Cymometer VHDL procedures and simulation of the file name: plj.vhd.- Function: frequency meter. With four shows that will automatically count seven decimal results, automatic selection of effective data- four for the high dynamic display. Decimal point that is 1000, or KHz.
- 2022-08-04 07:22:59下载
- 积分:1
-
利用分频可以产生一系列脉冲,根据输入脉冲的不同决定你得到的一系列脉冲频率...
利用分频可以产生一系列脉冲,根据输入脉冲的不同决定你得到的一系列脉冲频率-The use of sub-band can produce a series of pulses, according to input pulse of different decisions you have a series of pulse frequency
- 2023-08-19 18:35:03下载
- 积分:1
-
verilog-2-1-4
卷积码(2,1,4)编解码的FPGA实现(Convolution code (2,1,4) decoding the FPGA implementation)
- 2020-12-27 21:09:02下载
- 积分:1
-
PCI IP核vhdl源码,Xilinx原版
PCI IP 核 Xilinx原版,很好用,国际知名公司Xilinx原版,值得信赖
- 2023-05-01 04:45:04下载
- 积分:1
-
Verilog--Fourth-Edition
FPGA开发必备工具书,适合初学者。语法、范例讲的都很详细,是一部不错的工具书。(Verilog hardware description language Fourth Edition)
- 2015-09-30 12:34:50下载
- 积分:1
-
jk
说明: 基于quartus2的jk触发器设计,内含源码和仿真图(Jk flip-flop design based on the quartus2, containing source code and simulation diagram)
- 2011-11-24 10:47:56下载
- 积分:1