登录
首页 » Others » 频谱仪——安捷伦N9010A操作手册

频谱仪——安捷伦N9010A操作手册

于 2021-05-06 发布
0 309
下载积分: 1 下载次数: 2

代码说明:

频谱仪的介绍、操作及性能指标,硬件工程师必须学会的测量器件之一。Definitions and conditionsSpecifications describe the performance of parameters covered by the productwarranty and apply to the full temperature of 0 to 55C, unless otherwisenotedGet more Information95th percentile values indicate the breadth of the population (approx. 2 o) of perfor-This EXA signalanalyzer datamance tolerances expected to be met in 95 percent of the cases with a 95 percentsheet is a summary of theconfidence, for any ambient temperature in the range of 20 to 30C. In addition tothe statistical observations of a sample of instruments, these values include thespecifications and conditionseffects of the uncertainties of external calibration references these values are notfor N9010A EXA and N9010AEPwarranted. These values are updated occasionally if a significant change in theExpress EXA signal analyzers.statistically observed behavior of production instruments is observedwhich are available in the EXASignalAnalyzer SpecificationTypical describes additional product performance information that is not covered byGuide(N9010-90025)the product warranty It is performance beyond specifications that 80 percent of theunits exhibit with a 95 percent confidence level over the temperature range 20 toFor ordering informationkrefer30C. Typical performance does not include measurement uncertaintyto the EXA Signal AnalyzerConfiguration GuideNominal values indicate expected performance, or describe product performance59896531Nthat is useful in the application of the product, but are not covered by the productwarrantyThe analyzer will meet its specifications whenIt is within its calibration cycleUnder auto couple control, except when Auto Sweep Time rules= AccySignal frequencies 10 MHZ, with DC coupling appliedThe analyzer has been stored at an ambient temperature within the allowedoperating range for at least two hours before being turned on; if it had previouslybeen stored at a temperature range inside the allowed storage range, but outsidethe allowed operating rangeThe analyzer has been turned on at least 30 minutes with auto align set tonormal, or, if Auto align is set to off or partial, alignments must have been runrecently enough to prevent an Alert message; if the Alert condition is changedfrom Time and Temperature to one of the disabled duration choices, the analyzermay fail to meet specifications without informing the userFor the complete specifications guide, visitwww.agilent.com/find/exaspecifications1. For earlier instruments/Serial number prefix MY/SG/US5052), the full temperature rangesfrom5t50°CFrequency and Time specificationsFrequency rangeDC coupledAC coupledOption 50310 Hz to 3.6 Gh10 MHz to 3. 6 GHzOption 50710 Hz to 7 GH10 MHz to 7 GHzOption 51310 Hz to 13.6 GHz10 MHz to 13.6 ghzOption 52610 Hz to 26.5 GH10 MHz to 26.5 GhzOption 53210 Hz to 32 gHzNAOption 54410 Hz to 44 gHzNABandLO multiple(N)10 Hz to 3. 6 GHz3.5to7.0GH3.5to8.4GH28.4 to 13.6 GHz3135to17.1GH17 to 26.5 GHz5426.4 to 34.5 ghz344t044GHzFrequency referenceAccuracy+l time since last adjustment x aging rate)+ temperature stability t calibrationaccuracyAging rateOption pFrStandardy±1×106/year±15X107/2 yearsTemperature stabilityOption PFrStandard20to30°c±15×108±2×106Full temperature range±5x1±2×10Achievable initial calibration accuracyOption PFrStandard±4x108±1410Example trequency reterence accuracy=±(1×107+5×103+4×10-)(with Option PFR1 year after last adjustment±19x10Residual fmOption pFr

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 语音码中A律pcm码、译码的matlab仿真
    该课程设计为:语音编码中A律pcm编码、译码的matlab仿真。含源程序代码,绝对实用于脉冲编码调制(PCM)的设计
    2020-12-03下载
    积分:1
  • Qt写的类似Simulink仿真界面的小
    编写环境是VS2010+Qt4.8.5,工程可以实现一个闭环控制回路的仿真,涉及到的知识有绘图、数字仿真、item、view、scene等知识
    2020-11-05下载
    积分:1
  • 基于遗传算法和粒子群算法的认知无线电频谱分配算法
    针对认知无线电中空闲频谱资源的最优分配问题,分别采用了遗传算法和粒子群算法进行求解。该代码是利用遗传算法和粒子群算法求解该问题的matlab仿真代码。
    2020-12-03下载
    积分:1
  • 二手书网络交易平台(毕业设计、论文)
    !vs2005+sqlserver2000开发的二手书网络交易平台。包括系统的源码、答辩所用的ppt、论文和程序使用说明,超值。。。。。。。
    2020-12-05下载
    积分:1
  • Unix环境高级,Unix网络(卷,卷二),tcp/ip详解(卷,卷二)
    【实例简介】高清带书签的Unix环境高级编程,Unix网络编程(卷一,卷二),tcp/ip详解(卷一,卷二)。
    2021-11-10 00:35:21下载
    积分:1
  • matlab解logistic模型
    已知x=0:1:12y=[43.65 109.86 187.21 312.67 496.58 707.65 960.25 1238.75 1560.00 1824.29 2199.00 2438.89 2737.71]y=L/(1+a*exp(-k*x))利用线性回归模型所得到的a和k的估计值和L=3000作为Logistic模型的拟合初值,对Logistic模型做非线性回归。
    2021-05-06下载
    积分:1
  • 全志 F1C600完整手册
    The F1C600 processor represents Allwinner’s latest achievement in mobile applications processors. The processor targets the needs of boombox markets. F1C600 processor is based on the ARM9 CPU architecture with a high degree of functional integration. F1C600 supports Full HD video playback, iAllwinnerTechnologyRevision HistoryRevision historyVersionateDescriptionV1.0NoV10,2015nitia|Re|ease∨ersⅰonF10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservedPage 3AllwinnerTechnologyRevision HistoryTable of contentsDeclaration2Revision histeD。着,着垂Table of contents.:::::.:::::1:4Chapter 1.About This Documentation361.1 Documentation overview36Chapter 2 Overview....372.1 Processor features2.1.1, CPU Architecture2.2. Memory Subsystem....................382.2.1. Boot rom382.2.2 SDRAM382.2.3. SD/MMC Interface..:::··:·.:::::..:·.:::::::::::··:382.3. System Peripheral.382.3.1. Timer.382.3.2.|NT392.3.3.CCU392.3.4.DMA,392.3.5.PWM,392.4. Display subsystem39241. Display engine…,,…...:::::392.4.2. Display output.....39F10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservecPage 4AllwinnerTechnologyRevision History2.5. Video Engine26.| mage Subsystem…D看看1,翻看、·着国,着,,,面面,2.6.1.CS|4看402.6. 2 CVBS Input402. 7. Audio Subsystem2.7.1, Audio codec2.8. System Peripherals2.8.1.USB2.00TG412.8.2. KEYADC412.8.3.Tl:::::412.8.4. Digital Audio Interface.....................2.8.5.UART412.8.6.SP412.8.7.TW|422.8.8.CIR422.8.9,RSB422.8.10.OWA.422.9 Package422.10. System block Diagram43Chapter3. System..........................,443.1. Memory Mapping….453.2. CCU2463.21 Overy3.2.2, FeatureF10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservecPage 5AllwinnerTechnologyRevision History3.2.3. Functionalities Description3.23.1. System bus….:.:::..a...:::::::非3.23.2 Bus clock tree473.2.4. CCU Register List…….473.2.5. CCU Register Description483.2.5. 1 PLL CPU Control Register3.2.5.2. PLL AUDIO Control register......................493.2.5.3. PLL VIDEO Control Register503.2.5.4. PLL VE Control Register513.2.5.5. PLL DDR Control Register3.2.5.6. PLL PERIPH Control Register...............523.2.5.7. CPU Clock Source register533.2.5.8. AHB/APB/HCLKC Configuration Register543.2.5.9. Bus Clock Gating Register O.......553.2.5. 10. Bus Clock Gating Register 1................553. 2.5.11. Bus Clock Gating Register 2563.2.5.12. SDMMCO Clock Register583.2.5.13. SDMMCl Clock Register.58325.14. DAUDIO Clock Register……593.2.5.15. OWA Clock Register.........................593.2.5.16. CIR Clock Register.603.2.5.17. USBPHY Clock Register603.2.5. 18 DRAM Gating register.603.2.5. 19 BE Clock Register61F10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservecPage 6AllwinnerTechnologyRevision History3.2.5.20. FE Clock Register623. 2.5.21. TCON Clock Register623.2.5.22. De-interlacer Clock Register623.2.5.23. TVE Clock Register∴633.25.24. TVD Clock Register……643.2.5.25. CSI Clock Register643.2.5.26. VE Clock Register.......653.2.5.27. AUDIO CODEC Clock Register653.2.5.28. AVS Clock Register.653.2.5.29. PLL Stable Time register 0653.2.5.30. PLL Stable Time Register 1...............................................................653.2.5.31. PLL CPU Bias register663.2.5.32. PLL AUDIO Bias Register663.2.5.33. PLL VIDEO Bias Register663.2.5. 34 PLL VE Bias Register673.2.5.35.PLL_ DDR Bias Register…..,…,…,…673.2.5.36.PLL_PER| PH Bias Register……673.2.537.PLL_ CPU Tuning Register.……683.2.5.38. PLL DDR Tuning Register683.2.5.39. PLL AUDIO Pattern Control register........................693.2.5.40. PLL VIDEO Pattern Control Register.693.2.5. 41. PLL DDR Pattern Control Register3.2.5.42. Bus Software Reset Register O..3.2.5.43. Bus Software Reset register 1F10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservecPage 7AllwinnerTechnologyRevision History3.2.5.44. Bus Software Reset Register 23.2.6. Programming guidelines3.2.6.1.PLL4看3.2.6.2.BUS3.3. Timer743.3 1. Overvi翻着看743.3.2, Feature…743.3.3. Functionalities Description..743.3.3.1. Typical Applications743.3.3.2. Functional block Diagram753.3.4.Timer Register List.......................753.3.5. Timer Register Description3.3.5.1. Timer IRQ Enable Register...763.3.5.2. Timer iRQ Status Register3.3.5.3. Timer 0 Control Register3.3.5.4. Timer o Interval value register .................................3.3.5.5. Timer 0 Current Value Register3.3.5.6. Timer 1 Control Register....3.3.5.7. Timer 1 Interval value register,7933.58. Timer1 Current Value Register…....…793.3.5.9. T imer 2 Control register3.3.5.10. Timer 2 Interval value Register803.3.5. 11 Timer 2 Current Value register3.3.5. 12 AVS Counter Control Register81F10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservedPage 8AllwinnerTechnologyRevision History3.3.5.13. AVS Counter O Register.81335.14. AyS Counter1 Register.,,…,;…,…,…,…813.3.5.15. AVS Counter Divisor Register….,.,,,,…,,…3.3.5.16. Watchdog irQ Enable Register.………823.3.5.17. Watchdog statusster823.3.5.18. Watchdog Control Register83335.19. Watchdog Configuration Register……,,,…833.3.5.20. Watchdog Mode register....833.3.6. Programming Guidelines843.3.6.1. Timer,,84336.2. Watchdog….…843. 4, PWM853.4.1. Overview853.4.2 Feature853.4.3. Functionalities Description853. 1. Functional Block Diagram......着,着面853.4.4. Operation Principle863. 4.4.1. PWM output pins863.4.5. PWM Register List……3.4.6. PWM Register Description.....................3.4.6.1. PWM Control Register.3.4.6.2. PWM Channel 0 Period Register883.4.6.3. PWM Channel 1 Period register893.5.NTC.90F10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservedPage 9AllwinnerTechnologyRevision History3.5.1. Overview903.5.2, Feature.:..:.:::::a:::.:::.:.a..:::::.:::::903.5.3. Functionalities Description903.5.3.1. Functional Block Diagram903.5.4.Interrupt source913.5.5. INTC Register List.....................................3.5.6. INTC Register Description…923.5.6.1. Interrupt Vector Register.……923.5.6.2. Interrupt base Address register933.5.6.3. NMI Interrupt Control Register933.5.6.4. Interrupt irQ Pending register o933.5.6.5. Interrupt iRQ Pending register 1...............933.5.6.6. Interrupt Enable register o933.5.6.7. Interrupt Enable Register 1.............933.5.6.8. Interrupt Mask register 0943.5.6.9. Interrupt Mask Register 1.::::943.5.6.10. Interrupt Response Register O.......943.5.6.11. Interrupt Response Register 1943.5.6.12. Interrupt Fast Forcing register 0943.5.6.13. Interrupt Fast Forcing Register 1....................................................................953.5.6. 14 Interrupt Source Priority Register O953.5.6.15. Interrupt Source Priority Register 1...973.5.6.16. Interrupt Source priority register 21003.5.6. 17 Interrupt source priority register 3102F10600 User Manual( Revision 1.0)Copyright O2015 Allwinner Technology. Co, Ltd. All Rights ReservedPage 10
    2020-11-28下载
    积分:1
  • E4A易安卓 JSON(json)解析例
    E4A易安卓 JSON(json)解析例程
    2020-06-24下载
    积分:1
  • FM调制与解调labview源代码以及USRP进行收发
    自己作业,给有用的人 1. 通过LabVIEW和NI USRP数字通信实验平台,产生基带信号频率、载波参数及频偏等参数可调整的FM调制信号,并且观察参数变化对调制信号以及调制后信号FFT功率谱的影响。2. 掌握LabVIEW图形化编程,以及NI USRP数字通信实验平台的使用方法。 3. 学习整体通信链路的构建与测试。
    2020-12-05下载
    积分:1
  • 非线性有限元及序(凌道盛/徐兴)
    非线性有限元及程序,作者:凌道盛/徐兴, 《非线性有限元及程序》内容包括非线性有限单元法的基础知识、主要算法、软件工程的基本思想、非线性有限元程序vfeap和工程算例等
    2020-12-01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载