ASP 租赁管理系统

请使用压缩包中的软件看书，感觉比pdf版更舒服！

该源码使用matlab编写，采用全英文注释，实现了FM的调制解调功能

该matlab仿真了一维、二自适应波束形成

The Verilog® Hardware Description Language (Verilog HDL) became an IEEE standard in 1995 as IEEEStd 1364-1995. It was designed to be simple, intuitive, and effective at multiple levels of abstraction in astandard textual format for a variety of design tools, including verification simulation, timiThe clear directive from the users for these three task forces was to start by solving some of the followingproblemsConsolidate existing IeeE Std 1364-1995Verilog generate statementMulti-dimensional arraysEnhanced Verilog file i/oRe-entrant tasksStandardize Verilog configurationsEnhance timing representationEnhance the vpi routinesAchievementsOver a period of four years the 1364 Verilog Standards Group(vsg) has produced five drafts of the lrmThe three task forces went through the EEe Std 1364-1995 lRM very thoroughly and in the process of consolidating the existing Lrm have been able to provide nearly three hundred clarifications and errata for theBehavioral, ASIC, and PLI sections. In addition, the vsg has also been able to agree on all the enhance-ments that were requested (including the ones stated above)Three new sections have been added. Clause 13, "Configuring the contents of a design, deals with configuration management and has been added to facilitate both the sharing of verilog designs between designersand/or design groups and the repeatability of the exact contents of a given simulation session Clause 15Timing checks, "has been broken out of Clause 17, "System tasks and functions, "and details more fullhow timing checks are used in specify blocks. Clause 16, "Backannotation using the Standard Delay Format(SDF), addresses using back annotation(IEEE Std 1497-1999)within IEEE Std 1364-2001Extreme care has been taken to enhance the vpi routines to handle all the enhancements in the behavioraland other areas of the lrm. minimum work has been done on the pli routines and most of the work hasbeen concentrated on the vpi routines. Some of the enhancements in the vpi are the save and restart simu-lation control, work area access, error handling, assign/deassign and support for array of instances, generateand file 1/0Work on this standard would not have been possible without funding from the cas society of the ieee andOpen verilog InternationalThe IEEE Std 1364-2001 Verilog standards Group organizationMany individuals from many different organizations participated directly or indirectly in the standardizationprocess. The main body of the Ieee Std 1364-2001 working group is located in the United States, with asubgroup in Japan (EIAJ/1364HDL)The members of the IEEE Std 1364-2001 working group had voting privileges and all motions had to beapproved by this group to be implemented the three task forces focused on their specific areas and theirrecommendations were eventually voted on by the Ieee Std 1364-2001 working group

申明：未经授权，本程序代码仅供研究参考，不得应用于任何商用场合。对复原图像振铃效应之一的边界振铃效应进行处理，本程序提供4种方法抑制因边界截断导致的边界振铃效应。参考文献：《基于振铃抑制的运动模糊图像复原方法研究》

用STC89C52RC单片机、按键、LCD1602、语音识别模块，无线模块语音播放模块等元器件，焊接门铃硬件部分；使用C51编写控制程序，控制语音播放模块，采用Keil C51软件进行调试，播放出不同的音乐；客人可通过门铃上的触摸按键，使房屋内播放音乐，并用LED显示提示信息；如果主人在家，可暂停并取消音乐播放。

开发虚拟串口驱动程序、虚拟串口软件、Windows下虚拟串口的源代码

labview实现usrp仿真实现信号的接收和发送功能，是一种实用的范例和学习程序

基于MatlabSimulink数字基带传输系统仿真课程设计

【实例简介】Allegro 8层DDR3 FLY-BY拓扑结构PCB图，内涵原理图文件、库文件、终版PCB文件。