-
试验台的 cavlc entrope 解码器
描述
- 2022-01-23 10:08:11下载
- 积分:1
-
用verilog语言实现的霍夫曼压缩编码算法
说明: 一种用verilog语言实现的霍夫曼压缩编码算法(Huffman compression implemented by Verilog)
- 2019-11-18 18:29:45下载
- 积分:1
-
static-timing-analyze
特权同学主讲的FPGA设计的时序约束专题(STA部分)(Speaker privileged classmates timing constraints for FPGA design topics (STA section))
- 2013-07-11 13:23:46下载
- 积分:1
-
5分频电路
- 2022-01-25 22:09:58下载
- 积分:1
-
编码器信号转换程序
编码器信号的转换,用于控制打印机,UV平板打印机的喷头驱动输出信号,控制Y轴移动,需要将信号转换为运动控制器识别的信号才可以控制其运动。
- 2022-10-20 19:55:03下载
- 积分:1
-
UART module Verilog codes and guidance
Verilog codes of UART modules and guidances of UART
- 2022-05-19 07:09:53下载
- 积分:1
-
基于ARM_FPGA的嵌入式数控装置研究_周茉
基于ARM_FPGA的嵌入式数控装置研究,有具体的方案,思路,程序(ARM_FPGA based embedded CNC device research, there are specific programs, ideas, procedures)
- 2018-07-31 12:55:36下载
- 积分:1
-
Single-CPU
说明: 简单的单周期CPU设计,实现的指令有:算术运算指令、逻辑运算指令、移位指令、比较指令、存储器读/写指令、分支指令、跳转指令、停机指令。(Simple single-cycle CPU design,The instructions implemented are as follows:Arithmetic operation instruction, logical operation instruction, shift instruction, comparison instruction, memory read/write instruction, branch instruction, jump instruction, stop instruction.)
- 2020-06-16 12:28:32下载
- 积分:1
-
VHDL程序
利用QuartusⅡ6.0对所设计的出租车计费器的VHDL代码进行仿真,并在FPGA数字实验系统上实现了该控制。(The Quartus II 6 is used to simulate the VHDL code of the designed taxi billing device, and the control is realized on the FPGA digital experiment system.)
- 2017-12-14 12:35:23下载
- 积分:1
-
tlc549adc
FPGA AD数据采集模块,实现模拟信号到数字信号转换。(FPGA AD data acquisition module, the analog signal to digital signal conversion.)
- 2021-04-14 21:08:55下载
- 积分:1