登录
首页 » VHDL » verilog例子资源,对于初学者很有帮助。

verilog例子资源,对于初学者很有帮助。

于 2023-08-15 发布 文件大小:90.56 kB
0 130
下载积分: 2 下载次数: 1

代码说明:

verilog例子资源,对于初学者很有帮助。-verilog examples of resources are very useful for beginners.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • uart_tx
    FPGA实现串口发送 Verilog 语言(Serial reception FPGA Verilog language.)
    2015-11-11 13:26:49下载
    积分:1
  • USB2.0的VHDL描述,很经典了,欢迎大家下载
    USB2.0的VHDL描述,很经典了,欢迎大家下载-USB2.0 the VHDL description, very classic, and welcomes everyone to download
    2023-04-17 09:30:03下载
    积分:1
  • dadishu_v1
    VHDL实现简单打地鼠游戏机,北邮数电实验(VHDL simple playing hamster games, BUPT number of electric experiment)
    2020-11-03 13:29:52下载
    积分:1
  • New-Folder-(2)
    UART communication on SPARTAN 6 it contains tx and rx
    2014-09-12 15:30:54下载
    积分:1
  • openmips
    一个开源mips处理器verilog 源码(wishbone interface wishbone interface)
    2020-08-16 15:48:32下载
    积分:1
  • aes
    Matlab code to simulation the wireless channel type.This is the most common case called Rayleigh channel.And in the frequency selective channel.
    2009-12-20 14:16:40下载
    积分:1
  • adc0809
    1、用状态机设计A/D转换器ADC0809的采样控制电路,并在数码管上显示转换结果; 2、设置有复位和启动/保持开关,要求 ⑴ 复位开关用来使A/D转换器复位,并做好A/D转换准备; ⑵ 启动/保持开关用来控制A/D转换器开始连续转换或停止转换保持结果,即按一下启动/保持开关,启动A/D转换器开始转换,再按一下启/停开关,停止转换并保持结果。 3、采用Verilog HDL语言设计符合上述功能要求的控制电路。(1, with the state machine design A/D converter ADC0809 sampling control circuit and display the results on the digital conversion 2 is provided with a reset and start/hold switch, reset switch is used to make the request ⑴ A/D converter reset and do A/D conversion ready ⑵ start/hold switch is used to control the A/D converter starts converting or stop the conversion to maintain a continuous result that by clicking Start/hold switch, start the A/D converter to start the conversion, and then Click the start/stop switch stops the conversion and keep the results. 3, using Verilog HDL language designed to meet the functional requirements of the above-mentioned control circuit.)
    2021-01-02 21:38:57下载
    积分:1
  • adda
    说明:  基于FPGA 黑金ALINX 515的 ADDA采样模块源码(需调试)(ADDA Sampling Module Source Code Based on FPGA Heijin ALINX 515)
    2020-06-20 13:00:01下载
    积分:1
  • BOOTH
    基于BOOTH的32位快速乘法器的设计源码-BOOTH-based 32-bit fast multiplier design source
    2022-02-16 09:50:44下载
    积分:1
  • 3.4
    移位除乘法器带testbench好用的工程(Useful addition to the shift multiplier works with testbench)
    2011-07-26 10:54:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载