-
DATA_scramble
扰码器的verilog实现,参考802.11a相关标准(Scrambler in verilog implementation)
- 2009-12-20 16:44:15下载
- 积分:1
-
performance-of-pcie
本白皮书探讨了在PCI Express的因素
技术可能会影响性能。它还
提供指导如何估算
的系统性能。(This white paper explores the factors in PCI Express technology may affect performance. It also provides guidance on how to estimate the system performance.)
- 2013-10-29 10:52:43下载
- 积分:1
-
AD7895
读取AD7895 的12位ADC转换值,连续读取方式,采样速率为20mS 一次。(Read the 12 bit ADC conversion value of AD7895.)
- 2018-10-20 12:34:24下载
- 积分:1
-
top1
fpga,主要功能是实现n*n图像的旋转,源程序代码,(fpga, main function is to achieve the n* n image rotation, source code,)
- 2020-07-08 15:48:56下载
- 积分:1
-
IIC and xlinx official description of spi interface
xlinx官方的iic和spi接口的描述-IIC and xlinx official description of spi interface
- 2022-03-26 12:21:51下载
- 积分:1
-
dft
verilog语言实在点变换DFT源代码,可以配合软核或者其他CPU进行综合FFT变换,也可以单独使用生成module!(verilog language is point FFT transform source code, can tie in with the soft-core CPU, or other integrated FFT transform, it can be used to generate module!)
- 2009-05-09 14:29:47下载
- 积分:1
-
spi_test
基于fpga的spi通信测试 可与stm32进行spi通信测试(SPI communication test based on FPGA can test SPI communication with stm32)
- 2020-06-20 21:00:01下载
- 积分:1
-
74LS
数字逻辑与系统的关于所有的器件74LS的介绍,功能表(Digital Logic and System devices 74LS on the introduction of all the menu)
- 2010-12-30 17:27:19下载
- 积分:1
-
banjian
完成一个1位全减器的设计。以全减器为元件程序完成8位减法器设计。(Completed a one minus the whole design. Full reduction is to complete eight subtraction element program design.)
- 2015-06-26 21:17:49下载
- 积分:1
-
adding
加法器,输入两个整数,用电路图形式将其逻辑原理呈现出来,该加法器为8位运算,每一位都对应一张电路图,可展示其完整过程(Adder, input two integer, with circuit diagram form its logical principle appear, this adder is 8 bit arithmetic, each corresponding to a circuit diagram, can show the complete process)
- 2012-11-19 13:54:32下载
- 积分:1