登录
首页 » VHDL » 用vhdl做的计算机组成原理课程设计的资料,实现加法运算,进行求和,仿真实例等资料!...

用vhdl做的计算机组成原理课程设计的资料,实现加法运算,进行求和,仿真实例等资料!...

于 2022-03-18 发布 文件大小:828.49 kB
0 168
下载积分: 2 下载次数: 1

代码说明:

用vhdl做的计算机组成原理课程设计的资料,实现加法运算,进行求和,仿真实例等资料!-Vhdl to do with the computer information on the composition of curriculum design principles to achieve the addition operation, a sum, simulation examples, etc.!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FPGA
    基于FPGA的多功能波形发生器,很好的,使用Verilong程序。(FPGA-based multi-function waveform generator, a good use of Verilong program.)
    2011-05-20 18:23:40下载
    积分:1
  • SystemVerilog验证++测试平台编写指南
    说明:  基于sv的uvm平台搭建实战,对于验证方法学来说,分层的测试平台是一个关键的概念。虽然分层似乎会使测试平台变得更复杂,但它能够把代码分而治之,有助于减轻工作负担,而且重复利用效率提升。验证平台可以类似分为五个层次:信号层、命令层、功能层、场景层和测试层。(Construction of UVM platform based on SV)
    2020-07-19 16:18:46下载
    积分:1
  • VHDL语言设计;功能描述:键盘扫描,不包含去抖电路
    VHDL语言设计;功能描述:键盘扫描,不包含去抖电路-VHDL language design Function description: the keyboard scanning, does not contain a circuit debounced
    2022-08-26 08:21:49下载
    积分:1
  • verilog___UART
    Verilog 编写的串口通信模块 带测试代码(Verilog prepared by the serial communication module with a test code)
    2012-05-24 20:38:27下载
    积分:1
  • 这是用verilog语言实现的1024点ff程序t
    这是用verilog语言实现的1024点ff程序t-This is achieved using Verilog 1024 language ff procedures point t
    2022-08-03 20:30:05下载
    积分:1
  • 这是我自己编写的三分频,也就是奇数分频,占空比为1:1,当然如果需要其它奇数分频,只要将程序里面的N和counter修改即可...
    这是我自己编写的三分频,也就是奇数分频,占空比为1:1,当然如果需要其它奇数分频,只要将程序里面的N和counter修改即可-This was my third prepared by the frequency, which is odd hours, frequency and duty ratio of 1:1. Of course, if the needs of other odd hours, frequency, as long as the proceedings inside the N and counter can be amended
    2022-10-27 10:05:04下载
    积分:1
  • pingball
    说明:  这是一个带声音的弹球小游戏,通过VGA口显示,通过扩展口JA的 pin4和 pin GND输出声音, BTN3 BTN2 控制挡板左右移动,弹球和挡板都自带动画效果(This is a band sound pinball game, through the VGA port shows that through the expansion of the mouth of the JA and pin4 output pin GND voice, BTN3 BTN2 control baffle around Mobile, pinball and baffle all bring their own animation effects)
    2008-11-09 00:34:49下载
    积分:1
  • 0702
    七段数码管显示数字时 使用VHDL语言编写(VHDL The seven-segment LED display digital clock)
    2013-03-25 22:31:09下载
    积分:1
  • 实现两路数字信号的鉴相功能,最后通过静态LED显示出来,该程序通过硬件的测试...
    实现两路数字信号的鉴相功能,最后通过静态LED显示出来,该程序通过硬件的测试-Realize two-way digital signal phase function, and finally through a static LED display, the program through the hardware test
    2022-08-23 08:21:20下载
    积分:1
  • 试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向...
    试设计一种彩灯控制器控制8盏灯。该彩灯控制器有4种自动切换的花样。第一种花样为彩灯从右到左,然后从左到右逐次点亮,全灭全亮;第二种花样为彩灯两边同时亮一个逐次向中间移动再散开;第三种花样为彩灯两边同时亮两个逐次向中间移动再散开;第四种花样为彩灯两边同时亮三个,然后四亮四灭,四灭四亮,最后一灭一亮。四个花样自动变换,重复以上过程。输入时钟频率为500Hz,灯亮的时间在1―4秒之间,可以自由控制。电路中以“1”代表灯亮,以“0”代表灯灭。-Lantern try to design a controller to control 8 lights. The controller has four kinds of lanterns automatically switch the pattern. The first lantern pattern for right-to-left, and then lit from left to right each time, the whole body light second pattern for a lantern light at the same time on both sides of successive spread to the middle of moving again third pattern for lantern light at the same time on both sides to the middle of two successive re-dispersed mobile fourth pattern for the lantern light at the same time on both sides of the three, then four out four bright, four out four-liang, the last light out. Automatically transform the four patterns, repeat the process above. Input clock frequency of 500Hz, the time for lights between 1-4 seconds, they can con
    2022-08-19 21:54:46下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载