-
train_controler
train controler by verilog
- 2012-09-03 16:16:23下载
- 积分:1
-
4ADlcd
单片机4路ad模数转换数码管动态显示程序(4-way ad microcontroller analog to digital conversion digital tube dynamic display program)
- 2013-06-02 22:10:07下载
- 积分:1
-
uart_tx
FPGA实现串口发送 Verilog 语言(Serial reception FPGA Verilog language.)
- 2015-11-11 13:26:49下载
- 积分:1
-
subway-ticket-vending-system
本设计是基于FPGA设计一个地铁自动售票系统。 本设计采用自顶向下的模块化设计方法,基于FPGA使用VHDL语言设计制作一个地铁自动售票控制系统,该系统能出售2条线路3种不同价位的票,完成售票、找零、显示等功能。(The design is based FPGA design of a subway ticket vending system. This design uses a top-down, modular design method, a subway ticket vending control system based on FPGA using VHDL language design, the system can sell two lines of different priced tickets, complete the ticket, give change, display and other functions .)
- 2013-02-27 12:59:49下载
- 积分:1
-
AD9767_DDS
说明: 基于fpga的DDS程序 可输出正弦波 方波 三角波 锯齿波(DDS program based on FPGA can output sinusoidal square wave triangular wave sawtooth wave)
- 2020-06-20 21:00:01下载
- 积分:1
-
booth乘法器verilog源代码
源文件中的代码是基于BOOTH2算法的32位乘法器,并且采用了4:2压缩器,并且进行了实际的仿真,直接运行就可以通过,代码通俗易懂,具有很好的参考意义,可以供初学者使用和参考。欢迎大家下载!
- 2022-02-12 22:09:52下载
- 积分:1
-
1024乘法器
基于32位乘法器和32位加法器的1024位乘法器加法器数量=3乘法器数量=1分别从两块SRAM取数输入,输出写入第三块SRAM
- 2023-01-05 01:40:03下载
- 积分:1
-
ass1_3_safe
The objective of this project is to design and implement the controller for an electronic safe. You will interface a 16-button keypad to the NIOS boards. The combination code of the safe will be the last
- 2011-03-05 01:17:22下载
- 积分:1
-
dds(1)
基于DDS的信号发生器设计。DDS,FPGA,Verilog。(Design of signal generator based on DDS.DDS,FPGA,Verilog.)
- 2017-07-11 16:36:38下载
- 积分:1
-
VHDLgoldbook
VHDL黄金参考手册,能让你更好的学习了解VHDL语言(VHDL gold reference manual, can make you a better learn VHDL language)
- 2013-12-05 16:06:19下载
- 积分:1