-
Sdram_Control_4Port
使用verilog HDL写的sdram(SDR)的控制器源代码,具有很好的可移植性,试验的例子已经通过QuartusII 9.0编译通过,可以运行在cycloneII上(Controller source code using verilog HDL written in the sdram (SDR), has good portability, test examples via the QuartusII 9.0 compiler, you can run in cycloneII)
- 2012-05-14 15:36:09下载
- 积分:1
-
基于DDS的DA正弦波输出
Sample behavioral waveforms for design file sin_rom.vThe following waveforms show the behavior of altsyncram megafunction for the chosen set of parameters in design sin_rom.v. For the purpose of this simulation, the contents of the memory at the start of the sample waveforms is assumed to be ( 3F0, 3F1, 3F2, 3F3, ...). The design sin_rom.v has one read port. The read port has 1024 words of 10 bits each. The output of the read port is unregistered. Fig. 1 : Wave showing read operation. The above waveform shows the behavior of the design under normal read conditions. The read happens at the rising edge of the enabled clock cycle. The output from the RAM is undefined until
- 2022-01-26 04:06:16下载
- 积分:1
-
Fmc880511P
可在FPGA上运行的8051 IP coore,是学习FPGA及SPOC的好资料。
(8051 IP coore, can be run on the FPGA is good information to learn FPGA and SPOC.)
- 2012-06-11 18:59:13下载
- 积分:1
-
用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法...
用Bresenham算法在FPGA上实现小数分频器,verilog编写,计算机图形法-Bresenham algorithm used in the FPGA to achieve a small number of crossovers, verilog preparation, computer graphics method
- 2022-03-11 03:26:38下载
- 积分:1
-
comp
The red arrow showed the output became 8 when the measured temperature changed to 11°C. As shown by black arrow, the maximum output was 28. The program was run according to the proposed method.
- 2012-06-05 23:16:25下载
- 积分:1
-
这个是vhdl的彩灯实例程序,里面涵盖了48种的彩灯变化,通过了maxplus的验证,并且在机上实验通过...
这个是vhdl的彩灯实例程序,里面涵盖了48种的彩灯变化,通过了maxplus的验证,并且在机上实验通过-this is the Lantern example VHDL procedures inside covers 48 species of Carnival changes adopted maxplus certification, and the plane through experiments
- 2022-02-28 15:42:23下载
- 积分:1
-
用VHDL实现视频控制程序(实现对图像的采集和压缩)
用VHDL实现视频控制程序(实现对图像的采集和压缩)-Using VHDL video control procedures (the achievement of the image acquisition and compression)
- 2022-12-07 16:40:03下载
- 积分:1
-
单片机课程设计——交通灯_1
一个交通灯设计,简单的实现,没有添加其他的显示管(Traffic Light System)
- 2020-06-21 10:40:02下载
- 积分:1
-
VHDL FPGA 流水灯实验
应用背景流水灯实验,FPGA基础 设计流程 程序下载 流水灯实验,FPGA基础 设计流程 程序下载流水灯实验,FPGA基础 设计流程 程序下载流水灯实验,FPGA基础 设计流程 程序下载流水灯实验,FPGA基础 设计流程 程序下载流水灯实验,FPGA基础 设计流程 程序下载流水灯实验,FPGA基础 设计流程 程序下载流水灯实验,FPGA基础 设计流程 程序下载关键技术VHDL 基本语法 设计思想 FPGA基础实例 VHDL 基本语法 设计思想 FPGA基础实例VHDL 基本语法 设计思想 FPGA基础实例VHDL 基本语法 设计思想 FPGA基础实例VHDL 基本语法 设计思想 FPGA基础实例VHDL 基本语法 设计思想 FPGA基础实例
- 2022-03-05 21:23:07下载
- 积分:1
-
z80_latest.tar
Vhdl design z80 for altera users
- 2013-04-24 14:47:01下载
- 积分:1