登录
首页 » VHDL » 8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展

8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展

于 2023-06-13 发布 文件大小:1.06 kB
0 163
下载积分: 2 下载次数: 1

代码说明:

8位深,9位宽FIFO VHDL源码设计,如需改进可在此基础上扩展-8 deep, 9-bit wide FIFO VHDL source design, for improving on this basis can be extended

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sync(shipintongbuxinhao)
    基于QuartusII环境下以模块化的形式做成的视频复合同步信号。(QuartusII-based environment to create the form of modular composite video sync signal.)
    2009-04-06 12:49:46下载
    积分:1
  • 一个很好的VHDL实现的功能模块程序,希望你可以用的上!
    一个很好的VHDL实现的功能模块程序,希望你可以用的上!-a good VHDL functional module procedures in the hope that you can use!
    2022-06-01 18:48:57下载
    积分:1
  • Synopsys使用基本步骤使用的集成工具,有用的好东西
    使用synopsys的基本步骤,综合工具的使用说明,有用的好东西-Synopsys using the basic steps to use the integrated tools, useful good things
    2022-04-06 15:39:11下载
    积分:1
  • dianzhen
    基于FPGA的16*16点阵中文LED显示,另带有几个简单的中文汉字的点阵数据。(FPGA-based 16* 16 dot matrix Chinese LED display, and the other with a few simple lattice data Chinese characters.)
    2014-05-30 21:47:37下载
    积分:1
  • m_ca7
    verilog编写的基于CA算法的m序列发生器,其中验证了多种CA系数来实现m序列。(CA-based algorithm written in verilog m-sequence generator, which verify the CA factor to achieve a variety of m-sequence.)
    2011-10-26 14:33:59下载
    积分:1
  • EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。...
    EP2C35开发板官方原理图,是altera的官方资料。是fpga电路设计的很好参考典范。-EP2C35 official development board schematics, is altera of official information. Fpga circuit design is a good reference model.
    2022-07-01 18:31:57下载
    积分:1
  • DWT-VHDL
    小波变换的VHDL代码,内带正变换逆变换的测试文件。(Wavelet transform VHDL code, with a positive transformation within the inverse transform of the test file.)
    2010-05-14 20:37:27下载
    积分:1
  • 电子设计自动化中的计数器的实现程序,基于VHDL语言完成的
    电子设计自动化中的计数器的实现程序,基于VHDL语言完成的-Electronic design automation in the realization of counter procedures, based on the VHDL language completed
    2023-05-13 11:25:03下载
    积分:1
  • Simple ADC of signal and LED indication
    这是一个VHDL项目,用于在VIRTEX-4 xc4vsx35 FPGA板中执行接收信号的14位ADC。
    2022-01-24 15:38:32下载
    积分:1
  • SPI
    design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip’s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS development board. The sampling frequency is 20kHZ. Use a potentiometer.(design and implement a digital system on the Altera NIOS board which will read an analogue input using MicroChip' s SPI MCP3202 12-Bit A/D converter. The 8 most significant bits of the converted data will be displayed on two seven segments of the NIOS development board . The sampling frequency is 20kHZ. Use a potentiometer.)
    2010-08-17 19:16:12下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载