登录
首页 » VHDL » Input from the MIC for some audio and then AOUT interface from broadcast in the...

Input from the MIC for some audio and then AOUT interface from broadcast in the...

于 2023-06-09 发布 文件大小:2.30 MB
0 959
下载积分: 2 下载次数: 1

代码说明:

从MIC输入一段音频然后,再从AOUT的接口播放出来的verilog 的代码-Input from the MIC for some audio and then AOUT interface from broadcast in the Verilog code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VGAzifuxianshi
    用VERILOG编写的VGA字符显示,可以在电脑屏幕上显示字符,已通过测试(Prepared with the VERILOG VGA character display, can display characters on a computer screen, has been tested)
    2011-01-01 14:50:47下载
    积分:1
  • RAD4FFTaRAD4iFFT
    基4的FFT正变换和反变换程序,速度特快,使用方法简单且在程序注解中标注。带有测试程序,且在多个项目中应用,正确性毋容置疑。(Rad4FFT 和 Rad4iFFT)
    2020-12-19 12:19:10下载
    积分:1
  • 在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配...
    在利用Verilog在FPGA平台上输出正弦波,实现芯片为Cyclone II 484C8,有管脚分配-In the use of Verilog in the FPGA platform, the output sine wave, the realization of the chip for Cyclone II 484C8, has pin allocation
    2022-01-31 10:21:02下载
    积分:1
  • gtwizard_254_127_ex_1113_3
    配置GTH ip的例子工程,选用7 series 芯片的GTH 113quad的四个通道,在程序中每个链路利用自己的恢复时钟进行数据解码,所以四个通道可以各自独立运行;成功工作在2.54Gb/s的链路状态,长时间(>24小时)的测试,误码率一直为0.(The GTH ip example project is configured with four channels of the GTH 113quad of the 7 series chip. Each link in the program uses its own recovery clock for data decoding, so the four channels can operate independently; the successful operation is at 2.54Gb/ The link state of s, long time (>24 hours) test, the bit error rate has been 0.)
    2019-06-17 21:33:56下载
    积分:1
  • quartus-ii-automatically-assign-pins
    quartus ii 中自动分配管脚的三种方法(quartus ii automatically assign pins are three ways)
    2012-03-31 17:12:54下载
    积分:1
  • costas
    costas的verilog程序,包含乘法器,DDS,鉴相器,环路滤波器等模块(costas the verilog program, including multipliers, DDS, phase detector, loop filter modules)
    2011-08-19 10:20:53下载
    积分:1
  • 74ls165
    74ls165电路源代码verilog,已经验证。(74ls165 verilog)
    2020-11-22 22:59:34下载
    积分:1
  • verilog 232串口收发程序 在开发板上测试成功过
    verilog 232串口收发程序 在开发板上测试成功过-verilog 232 serial port transceiver program already had some success in the development of on-board test ^ ^
    2022-02-11 11:33:57下载
    积分:1
  • ov7670_sdram_vga_sobel
    基于OV7670采集,SDRAM缓存,sobel处理,VGA显示的工程,内有全部代码,基于QUARTUS开发板实现。 FPGA 边缘检测(Based on OV7670 acquisition, SDRAM cache, sobel processing, VGA display project, with all the code, based on QUARTUS development board. FPGA edge detection)
    2019-04-23 17:31:00下载
    积分:1
  • viterbi
    维特比译码,卷积编码,verilog编写,2,1,2编码(Victor than decoding, convolution code, verilog write, 2,1,2 coding )
    2011-12-08 23:10:45下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载