登录
首页 » VHDL » 并串转换

并串转换

于 2023-06-03 发布 文件大小:1.52 kB
0 297
下载积分: 2 下载次数: 1

代码说明:

利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。利用VHDL语言实现并串转换过程。

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 本程序实现不同频率时钟的产生及其相互转化
    本程序实现不同频率时钟的产生及其相互转化-this program different clock frequencies to the formation and transformation
    2022-03-06 09:31:43下载
    积分:1
  • can YCrCb2RGB integrated module (Verilog) _ used three lines, they simply do wit...
    可YCrCb2RGB集成模块(Verilog)采用三行,它们简单的做分数运算,有流水线技术
    2022-07-15 16:05:34下载
    积分:1
  • 05_key_test
    说明:  利用FPGA实现对外设按键的控制,例如用户库用按键控制跑马灯的效果(FPGA is used to realize the control of external keys, such as the effect of user database using keys to control the running horse lamp)
    2020-06-16 10:00:11下载
    积分:1
  • 最完整最实用的8051软
    最完整最实用的8051的软核,用VHDL语言编写全部原代码,并有详细的注释介绍,对开发增强型多功能单片机或RSIC单片机内核和单片机SOC应用非常有参考价值-most complete most practical of the 8051 soft-core, with all the preparation VHDL source code, and the Notes for a detailed briefing on the development of an enhanced multi-purpose microcontroller core or RSIC microcontroller and microprocessor applications SOC very valuable reference
    2022-06-20 04:17:48下载
    积分:1
  • 新建
    MCP4725实现的i2c驱动程序,通过DA转换实现函数发生器(MCP4725 come ture i2c drive program,Through da conversion function generator in English)
    2017-06-18 10:42:07下载
    积分:1
  • AD7266Verilog
    AD7762配置程序,对学习很有帮助,值得下载使用。希望对大家有帮助。(AD7762 configuration program, to learn helpful, worthwhile download. Hope everyone has to help.)
    2021-02-24 13:39:40下载
    积分:1
  • 一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路
    一个高级培训班的内部资料,非常宝贵,读者可以掌握FPGA的基本思路-A high-level training of internal information, are very valuable, readers can grasp the basic ideas FPGA
    2022-03-13 01:35:04下载
    积分:1
  • CPU
    运用vhdl硬件描述语言在quartus II开发环境下独立设计与实现了基于精简指令集的五级流水线CPU的设计与实现。该流水CPU包括:取指模块,译码模块,执行模块,访存模块,写回模块,寄存器组模块,控制相关检测模块,Forwarding模块。该CPU在TEC-CA实验平台上运行,并且通过Debugcontroller软件进行单步调试,实验表明,该流水线CPU消除了控制相关、数据相关和结构相关。(Using vhdl hardware description language development environment under quartus II design and implementation of an independent design and implementation of a five-stage pipeline RISC-based CPU' s. The water CPU include: fetch module, decoding module, execution modules, memory access module, the write-back module, the register set of modules, control relevant to the detection module, Forwarding module. The CPU in the TEC-CA experimental platforms, and single-step debugging through Debugcontroller software, experiments show that the pipelined CPU eliminates the control-related, data-related and structurally related.)
    2020-09-21 10:37:53下载
    积分:1
  • FPGA
    基于FPGA的FFT处理器的实现,适合做fpga的工程技术人员参考-FPGA-based realization of the FFT processor, suitable for the engineering and technical personnel fpga reference
    2022-09-26 01:05:03下载
    积分:1
  • FPGA-PID
    基于FPGA设计的一个PID控制系统,完成对物体检测和运动控制;直流电机和步进电机驱动模块是可选的。(PID control system based on FPGA: Objection detection, movement control, motor driver is optional)
    2018-03-08 23:01:30下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载