登录
首页 » VHDL » vhdl

vhdl

于 2023-05-18 发布 文件大小:6.05 MB
0 146
下载积分: 2 下载次数: 1

代码说明:

vhdl表示与综合,原书第二版,中文版,比较全,用超星打开-vhdl

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • CRC-Verilog
    此是进行循环冗余效验的Verilog编码,适合多种标准,如CRC16(this Cyclic Redundancy is well-tested Verilog code for a variety of criteria, such as CYXLIC REDUNDANCY)
    2007-01-03 10:47:43下载
    积分:1
  • just division the clock into 2
    just division the clock into 2
    2022-01-26 05:48:15下载
    积分:1
  • spi_interface
    说明:  spi通用串行总线,4线控制,可读写操作(SPI universal serial bus, 4-wire control, readable and writable operation)
    2019-04-29 12:37:55下载
    积分:1
  • zhaozhou_verilog
    usb3.0 物理层仿真,verilog编程(Start the physical simulation)
    2014-04-04 11:49:09下载
    积分:1
  • SVPWM_FPGA_ContainSourceCode
    广东工业大学硕士论文《SVPWM算法优化及其FPGA/CPLD实现》,在详细分析经典SVPWM算法基础上,提出一种优化算法,并在FPGA上实现。论文附录包含VHDL源码。(Guangdong University Thesis " SVPWM algorithm to optimize its FPGA/CPLD realization" in the detailed analysis of the classical SVPWM algorithm is proposed based on an optimization algorithm, and implemented on FPGA. Paper appendix contains VHDL source code.)
    2013-12-30 16:00:11下载
    积分:1
  • hdb3_VHDL
    hdb3 using language VHDL(Indoor using VHDL language)
    2020-12-01 20:19:27下载
    积分:1
  • 这本电子书电子hobbiest。
    this ebook for electronics hobbiest. VHDL for Beginners
    2022-02-01 14:25:13下载
    积分:1
  • liyuanlnx_IP_PLL
    FPGA锁相环实验: 顶层文件加底层IP文件构成 top中例化ip核pll(Experiment of Phase-Locked Loop Based on FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • VHDLexamples
    这里面有很多的vhdl的编程的源代码,文件是全英文的,例子丰富(That there are a lot of vhdl programming source code, documentation is in English, and examples of rich)
    2010-07-13 11:00:53下载
    积分:1
  • VHDL参考手册,从事FPGA的好帮手,FPGA学院的终身伴侣!
    VHDL参考手册,从事FPGA的好帮手,FPGA学院的终身伴侣!-VHDL Reference Manual, in FPGA a good helper, FPGA college life companion!
    2022-07-26 13:34:21下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载