登录
首页 » VHDL » The use of Altera' s FPGA

The use of Altera' s FPGA

于 2023-04-02 发布 文件大小:194.49 kB
0 151
下载积分: 2 下载次数: 1

代码说明:

使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个RAM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a RAM memory.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DS18B20
    DS18B20温度传感器的基于FPGA的编程通信,使用VHDL语言(DS18B20 temperature sensor based FPGA programming communication with VHDL)
    2012-07-16 19:10:29下载
    积分:1
  • huawei_verilog
    huawei代码编码规范,包含基本的verilog的语法等编码规范,业界经典(Huawei code coding specification, including the basic syntax of the Verilog code, the industry classic)
    2016-03-15 20:02:57下载
    积分:1
  • OFDM_QPSK
    给予QPSK调制的OFDM例程,简单明了的表述了OFDM的通信原理(Given OFDM QPSK modulation routine, simple expressions of OFDM communication theory)
    2013-08-15 14:26:43下载
    积分:1
  • maxplus2为开发环境 vhdl编写的自由 计数器 程序
    maxplus2为开发环境 vhdl编写的自由 计数器 程序-maxplus2 VHDL environment for the development of free counter preparation procedures
    2022-10-02 01:40:03下载
    积分:1
  • i2c-configure-SAA7113
    i2c配置SAA7113,非常有用的程序,做视频采集类必看(i2c configure SAA7113)
    2013-12-25 16:37:37下载
    积分:1
  • CD1_PHOTO_ABLUM_1920
    使用FPGA做的数码相册实验,用NIOS做了FAT32文件系统和JPEG图像解码,FPGA和SDRAM做了显示的缓存(Using FPGA to do the digital album experiment, using NIOS to do the FAT32 file system and JPEG image decoding, FPGA and SDRAM to do the display cache)
    2016-07-13 10:04:56下载
    积分:1
  • 一种使用modelsim6简单的解码程序
    A program for a simple decoder using ModelSim6
    2022-02-06 04:44:14下载
    积分:1
  • FFT_64points
    64点的 FFT verilog,它是串行计算的,工作频率不到100M,计算速率很高,里面的层次很清晰。(64-point FFT verilog serial computing, the operating frequency of less than 100M, the calculated rate is high, the level inside is very clear.)
    2021-04-03 11:29:07下载
    积分:1
  • described dds direct digital frequency synthesis of the basic tenets addition to...
    讲述了dds直接数字频率合成的基本原理,同时用VHDL语言编写dds原代码用于生成正弦波,并在ISE开发平台进行仿真和MATLAB验证正弦波输出结果-described dds direct digital frequency synthesis of the basic tenets addition to the use of VHDL prepared dds source used to produce sine, and ISE development platform for simulation and verification MATLAB sine wave output
    2022-07-08 20:48:31下载
    积分:1
  • mmuart
    简单uart,verilog语言编写,已经经过测试,有需要的可以看看(Simple uart, Verilog language, has been tested, you can see if you need it)
    2020-06-23 20:00:01下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载