登录
首页 » VHDL » The use of Altera' s FPGA

The use of Altera' s FPGA

于 2023-04-02 发布 文件大小:194.49 kB
0 148
下载积分: 2 下载次数: 1

代码说明:

使用Altera公司的FPGA进行VHDL开发。使用quartus2 9.0软件在EP1C3T144C8开发板上用硬件描述语言实现一个RAM存储器。-The use of Altera" s FPGA-VHDL development. Use quartus2 9.0 software EP1C3T144C8 development board with hardware description language to achieve a RAM memory.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • sender的verilog 利用fpga实现
    sender的verilog 利用fpga实现-sender using the Verilog FPGA realize
    2022-05-26 20:43:04下载
    积分:1
  • ripple adder
    设计的结构是纹波进位加法器架构,但执行的操作是32位加法和32位减法
    2023-07-02 19:50:04下载
    积分:1
  • 2022-01-25 14:18:53下载
    积分:1
  • This procedure to design an FPGA
    本程序设计一个基于FPGA的4相步进电机定位控制系统。由步进电机方向设定电路模块、步进电机步进移动与定位控制模块和编码输出模块构成。前两个模块完成电机旋转方向设定,激磁方式设定和定位角度的换算等工作,后一个模块用于对换算后的角度量编码输出。-This procedure to design an FPGA-based 4-phase stepper motor positioning control system. Direction set by the stepper motor circuit module, stepper motor stepper movement and positioning control module and the code output modules. The first two modules complete the motor rotation direction setting, exciting way of setting the angle and positioning of the conversion work, after a module for the point of view of the volume of converted output encoding.
    2022-05-09 09:25:30下载
    积分:1
  • RAYLEIGH
    matlab 编的瑞利信道仿真源码,对研究信道很有用(hgajdjkjhakhdkhakjlkjlka)
    2010-01-17 20:47:43下载
    积分:1
  • clock_FPGA_verilog
    简易电子钟的设计(verilog HDL)(Simple design of the electronic clock (verilog HDL))
    2012-11-03 10:35:49下载
    积分:1
  • m68000
    VHDL code for MC68000
    2011-06-21 17:17:00下载
    积分:1
  • booth4
    4位的booth算法加法器,对计算机组成原理的学习有帮助,verilog语言编写(4-bit adder booth algorithm, the learning of computer organization help, verilog language)
    2010-09-27 04:49:51下载
    积分:1
  • picorv32-master
    说明:  PicoRV32 is a CPU core that implements the RISC-V RV32IMC Instruction Set. It can be configured as RV32E, RV32I, RV32IC, RV32IM, or RV32IMC core, and optionally contains a built-in interrupt controller. Tools (gcc, binutils, etc..) can be obtained via the RISC-V Website. The examples bundled with PicoRV32 expect various RV32 toolchains to be installed in /opt/riscv32i[m][c]. See the build instructions below for details.
    2020-06-24 21:40:01下载
    积分:1
  • RISC
    说明:  RISC全部源码,包含仿真文件,使用makefile脚本编写,能通过vcs编译(RISC all source code, including simulation files, using makefile script, can be compiled through VCS)
    2020-04-14 22:10:52下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载