-
ass1_3_safe
The objective of this project is to design and implement the controller for an electronic safe. You will interface a 16-button keypad to the NIOS boards. The combination code of the safe will be the last
- 2011-03-05 01:17:22下载
- 积分:1
-
basys3 官方教程
四个实验带你入门Basys3,快速入门,轻松上手74 系列IP 封装实验示波器实验设计信号发生器实验设计Microblaze 串口实验内附源码
- 2022-03-04 17:04:59下载
- 积分:1
-
zybo-Embedded System Design Flow on Zynq
zybo-Embedded System Design Flow on Zynq
实现ZYBO接受串口的数据,然后将键盘数据的4位二进制码通过四个LED灯显示:
- 2022-11-10 09:45:04下载
- 积分:1
-
HM74YM
在QUARTUS II上实现(7,4)汉明码的译码VHDL语言设计((7,4)Hamming decoder)
- 2015-05-09 11:14:17下载
- 积分:1
-
Frequency-measurement
频率计,测量频率。可测范围为100HZ至60khz.测量比较稳定。基于MSPg2553(Frequency meter, measuring frequency. Measurable range 100HZ to 60khz. Stable measurement)
- 2012-08-22 11:59:22下载
- 积分:1
-
GTX4
光纤发送接收模块,verilog编写,主要用于光纤的发送和接收,波长1310nm(Fiber optic transmitter receiver module, verilog written primarily for transmitting and receiving the optical fiber, wavelength 1310nm)
- 2016-06-28 14:06:40下载
- 积分:1
-
performance with rayleigh
matlab bpsk with rayleigh performance expirement
- 2020-06-24 21:40:01下载
- 积分:1
-
UART模块
在FPGA上用Verilog实现的UART串口通信模块,包含分频模块,接收模块,发送模块,可以更改波特率,适合初学者学习,已经在板子上得到了验证。
- 2022-10-02 05:35:03下载
- 积分:1
-
xapp224_data_recovery_design-file
XAPP224 VHDL Data Recovery design file
- 2021-03-30 17:49:09下载
- 积分:1
-
Classic_Manual_Verilog_programming_language
Verilog编程语言经典手册Classic Manual Verilog programming language(Verilog programming language classic manual Classic Manual Verilog programming language)
- 2010-07-30 09:31:49下载
- 积分:1