-
homework32
说明: 这是32位移位寄存器,是用verilog编写的,能够实现从1到31位的左或右的移位(This is a 32-bit shift register, is prepared verilog, can be realized from the 1-31 shift left or right)
- 2009-07-27 15:54:00下载
- 积分:1
-
Verilog-learning-experience
初学学习verilog的经验,可以帮助新手以正确的思维方式,学习方法学习。(Verilog learning experience)
- 2013-09-30 09:51:04下载
- 积分:1
-
基于FPGA控制的DDS波形发生器
基于FPGA控制的DDS波形发生器,可在Cyclone IV系列板子上使用,已经过仿真验证(Based FPGA control DDS waveform generator in Cyclone IV series board on use, has been simulation)
- 2017-03-17 11:08:39下载
- 积分:1
-
乘法器的vhdl语言描述.本人调试已经通过
乘法器的vhdl语言描述.本人调试已经通过-Multiplier described in VHDL language. I have been through the debugging
- 2022-03-03 17:59:17下载
- 积分:1
-
Verilog
32位存储器Verilog附带test文件,可以在modulesim仿真
还有加法、减法器,译码器等常用Verilog器件,都附带仿真test。(Memory test with Verilog)
- 2010-07-17 17:20:00下载
- 积分:1
-
rtl
SPI verilog RTL code
- 2016-02-29 12:26:08下载
- 积分:1
-
Xilinx V5 FPGA详细规格、编程FPGA参考,系统设计…
detailed spec for Xilinx V5 FPGA, reference for programming of FPGA, system designer or ASIC designer.
- 2022-04-28 20:14:22下载
- 积分:1
-
CLZ32
针对32位MIPS微处理器中CLZ指令(对单个字高位连零进行计数)的实现电路,使用了类似于超前进位的逻辑结构。包含测试文档,以及Design
Compile所用的环境和脚本。(The CLZ instruction counts the number of leading zeros in a word. The 32-bit word in the GPR rs is scanned from most-significant to least-significant bit.The number of leading zeros is counted and the result is written to the GPR rd. If
all 32 bits are cleared in the GPR rs, the result written to the GPR rd is 32. )
- 2021-03-31 19:39:08下载
- 积分:1
-
FIFO程序,适用FPGA仿真的代码,有一定的价值
FIFO程序,适用FPGA仿真的代码,有一定的价值-FIFO
- 2022-08-10 12:12:14下载
- 积分:1
-
01_rtc_ds1302
说明: 实现基于黑金开发板的实时时钟功能,显示时分秒(Realize the real-time clock function based on black gold development board, display time, minute and second)
- 2021-01-11 14:40:12下载
- 积分:1