-
用VHDL硬件描述语言实现的对FPGA(Cyclone II)的配置的VHDL源代码。...
用VHDL硬件描述语言实现的对FPGA(Cyclone II)的配置的VHDL源代码。-VHDL hardware description language for FPGA (Cyclone II) configurations VHDL source code.
- 2022-07-11 15:27:50下载
- 积分:1
-
uvm_use_pipelined_ahb
一个简单的uvm搭建的ahb简单实例,包含了各个组件以及编译的运行的脚本(one sample example about ahb,include every component and compile script)
- 2020-10-21 12:17:24下载
- 积分:1
-
本例为TLC7524接口电路VHDL原程序
本例为TLC7524接口电路VHDL原程序-Example for the TLC7524 interface circuit VHDL original procedure
- 2022-03-01 05:38:08下载
- 积分:1
-
chuankou_huihuan
说明: FPGA与PC端实现串口数据的收发,先从PC端接收数据,然后发回给电脑,可通过串口助手验证。(The serial port data is sent and received between the FPGA and the PC. First, the data is received from the PC, and then sent back to the computer. It can be verified by the serial port assistant.)
- 2020-06-16 10:20:01下载
- 积分:1
-
Comparator for Quartus
Comparator for Quartus
- 2022-06-21 21:12:14下载
- 积分:1
-
VMD642_CPLD
本例程位于 VMD642_CPLD目录中。
使用 CPLD 实现辅助译码、LED 指示灯控制、看门狗等各种逻辑控制电路。源程序使
用 Verilog HDL书写,编译开发系统使用 Cypress公司的 Warp 6.3。(This routine is located VMD642_CPLD directory. Using CPLD implementation auxiliary decoding, LED indicator control, watchdog, and other logic control circuitry. Written using Verilog HDL source code, the compiler development system using Cypress' s Warp 6.3.)
- 2013-09-13 13:59:52下载
- 积分:1
-
realization of the project document ARM system CPLD logic, external resources ha...
该工程文件实现ARM系统中CPLD的逻辑工作,起到外围资源的逻辑地址译码功能-realization of the project document ARM system CPLD logic, external resources have address decoding logic function
- 2022-02-05 23:05:52下载
- 积分:1
-
设计含异步清零和同步时钟使能的加法计数器
设计含异步清零和同步时钟使能的加法计数器-Clear design with asynchronous and synchronous clock so that the adder counter
- 2023-03-27 21:05:03下载
- 积分:1
-
sdram controller vhdl
sdram controller vhdl
- 2022-03-11 14:56:59下载
- 积分:1
-
sm4 vhdl
sm4密码算法在FPGA上的实现。 编程语言为VHDL,开发工具是quartus13.1,已在modelsim上仿真通过。压缩包包含两个.v文件,一个是sm4算法的库函数文件,一个是sm4算法的top文件。
- 2022-11-05 14:20:03下载
- 积分:1