登录
首页 » VHDL » 基于DDS的移相信号发生器的设计

基于DDS的移相信号发生器的设计

于 2023-02-10 发布 文件大小:11.82 kB
0 203
下载积分: 2 下载次数: 1

代码说明:

4、各个功能的主要源程序 1、移相模块: = 1 * GB2 * MERGEFORMAT ⑴、相位累加器: architecture one of add32 is begin   s

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • Chapter11-13
    第十一章到第十三章的代码 本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。(Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.)
    2009-11-17 13:57:09下载
    积分:1
  • ch3ex
    部分组合逻辑数字电路的VHDL代码,包含必要的功能描述(Some combinational logic digital circuits VHDL code, containing the necessary functional description)
    2009-01-31 21:26:34下载
    积分:1
  • QPSK_System
    实现QPSK系统的调制解调仿真,基带成形滤波器采用升余弦滚降滤波器,将仿真的误码率与理论误码率作了比较(Implement QPSK modulation and demodulation simulation system, the baseband shaping filter using Raised Cosine filter will BER simulation were compared with the theoretical BER)
    2020-12-22 15:39:07下载
    积分:1
  • CPU_Verilog
    此代码完成了流水线CPU的设计。其中有ALU,控制模块,UART等verilog代码。(This code completes the design of pipelined CPU)
    2017-07-06 19:45:33下载
    积分:1
  • frame_decode_and_encode
    一个用Verilog编写的编帧、解帧及码速匹配的程序,相当经典(Verilog prepared with a series of frames, frames and solutions yards speed matching procedures, rather classic!)
    2006-07-12 15:10:07下载
    积分:1
  • 用VHDL源PS2鼠标实现
    用vhdl实现ps2鼠标的源程序-achieved using VHDL source ps2 mouse
    2022-01-28 20:28:25下载
    积分:1
  • xilinx provided on the FPGA hardware design timing constraints of the amount of...
    xilinx公司提供的关于FPGA硬件设计的额时序约束参考资料-xilinx provided on the FPGA hardware design timing constraints of the amount of reference material
    2023-06-26 19:00:04下载
    积分:1
  • VHDL小程序(本人的一些小成绩哦,希望对大家有帮助)
    VHDL小程序(本人的一些小成绩哦,希望对大家有帮助)-VHDL small programs (some of my small achievements Oh, we want to help)
    2022-03-03 18:24:48下载
    积分:1
  • xilinx simulator programme of serial port
    xilinx的串口仿真程序-xilinx simulator programme of serial port
    2022-11-08 03:05:05下载
    积分:1
  • FFT的VHDL源代码
    FFT的VHDL源代码-fft vhdl source code
    2022-03-19 15:02:56下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载