登录
首页 » VHDL » logic lock 的vhdl源码,altera平台适用。

logic lock 的vhdl源码,altera平台适用。

于 2023-01-30 发布 文件大小:2.43 MB
0 156
下载积分: 2 下载次数: 1

代码说明:

logic lock 的vhdl源码,altera平台适用。-logic lock the VHDL source code, altera platform.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • DAC5578_I2C
    说明:  TI公司的DAC5578驱动程序,经测试过的,CSDN资源分享(DAC5578 Driver of TI Company Tested and CSDN Resource Sharing)
    2020-06-18 21:40:01下载
    积分:1
  • fpga clock design, the information is better, for your reference, non
    fpga clock 设计,资料较好,供大家参考,非商用目的哦-fpga clock design, the information is better, for your reference, non-commercial purposes Oh
    2022-10-20 15:50:02下载
    积分:1
  • BIT
    说明:  FPGA应用状态机版,适合初学者学习状态机三段式,ASMD图的理解和翻译,以及Verilog语言的应用 最后对仿真的一些理解 其中包含HDL设计及testbench描述 根据要求设计了一个能求出一个32bit字中两个相邻0之间最大间隙的电路。(FPGA application state machine version, suitable for beginners to learn state machine three-stage, ASMD chart understanding and translation, and Verilog language application. Finally, some understanding of simulation, including HDL design and testbench description According to the requirements, a circuit is designed to find the maximum gap between two adjacent zeros in a 32 bit word.)
    2020-04-28 15:57:34下载
    积分:1
  • 基于verilog的LU分解LUdecompose
    基于verilog的LU分解,本文件包括详细的程序代码,运行文件,以及详细的文档(LU decompose based on verilog)
    2020-07-07 12:58:57下载
    积分:1
  • HDB3modelsim
    HDB3编码通过verilog实现,通过modelsim仿真(HDB3 coding is implemented by Verilog and simulated by Modelsim)
    2020-06-18 05:20:02下载
    积分:1
  • code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx-code for kcpcm3 : Describes the working of KCPCM3 embedded in picoblaze xilinx
    2022-04-09 10:05:17下载
    积分:1
  • uart
    9针的rs232与fpga之间的串口通信源程序(Rs232 9 pin serial communication with the source between fpga)
    2011-08-22 17:57:52下载
    积分:1
  • 基于VHDL的UART控制器设计
    UART模块的VHDL语言设计(Design of VHDL language based on UART module)
    2017-11-13 23:56:26下载
    积分:1
  • uart_tx
    FPGA UART 发送端程序 verilog语言编写 9600波特率 实用(UART transmit side program verilog language 9600 baud)
    2013-08-14 16:33:34下载
    积分:1
  • sobel_edge_detect
    sobel边缘检测,用于图像处理。实现了该算法在FPGA上的实现代码。(Sobel edge detection for image processing.Implementation of the algorithm to achieve the FPGA code.)
    2016-07-17 21:54:26下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载