登录
首页 » VHDL » logic lock 的vhdl源码,altera平台适用。

logic lock 的vhdl源码,altera平台适用。

于 2023-01-30 发布 文件大小:2.43 MB
0 181
下载积分: 2 下载次数: 1

代码说明:

logic lock 的vhdl源码,altera平台适用。-logic lock the VHDL source code, altera platform.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • pe1lca
    vhdl code for programming
    2012-11-22 21:37:52下载
    积分:1
  • CCMU
    代码是一个复数乘法器,两个复数相乘,只用到了2个实数相乘,运算量少(Code is a complex multiplier, two complex multiplication, uses only real number multiplied by 2, operations less)
    2011-11-04 11:56:47下载
    积分:1
  • PWM的产生
    这是脉冲宽度调制技术的VHDL代码,包括一个比较器,正弦波发生器,锯齿波发生器,脉冲宽度调制器等。
    2022-08-08 11:19:53下载
    积分:1
  • 用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性....
    用verilog语言写的串口通信程序,包括收发两个模块,可用于FPGA的通信中,可通过程序设置收发的位数,有很好的扩展性.-Verilog language used to write serial communication program, including the sending and receiving two modules can be used for FPGA communications, you can send and receive through the program to set the number of bits, there is a very good scalability.
    2022-06-17 10:57:04下载
    积分:1
  • 09image_generation
    code qui affiche une image sur ecran vga
    2013-05-09 21:21:10下载
    积分:1
  • DW8051_ALL
    包中包括, DW8051完整的Verilog HDL代码 两本手册: DesignWare Library DW8051 MacroCell, Datasheet DesignWare DW8051 MacroCell Databook 三篇51论文: 基于IP 核的PSTN 短消息终端SoC 软硬件协同设计 Embedded TCP/ IP Chip Based on DW8051 Core 以8051为核的SOC中的万年历的设计 (DW8051 is designed by synopsys, and its instruction cycle is 4 clock, which lead to about 3 times faster than Intel 8051 with the same oscillator frequency. I writed ram, rom, some other perpherals such as DES, RNG, and its testbench, and it worked all right!)
    2021-05-07 09:28:36下载
    积分:1
  • nor_flash_core
    Verilog实现的NOR FLASH控制器,基于M25P128开发,功能完整,简洁易懂,自用无问题。(Verilog implementations NOR FLASH controller, based M25P128 development, full-featured, easy to read, for personal use, no problem.)
    2021-03-09 14:09:27下载
    积分:1
  • WB_I2C
    Routine for I2C in VHDL
    2009-03-21 03:32:58下载
    积分:1
  • 计数器的VHDL语言程序实现1
    VHDL语言编写的计数器程序,实现1到9999计数,并动态扫描显示,带清零和暂停功能,课上作业自编程序-VHDL language of the counter program to achieve 1-9999 counts, and the dynamic scan showed, with Clear and suspension of functions, classes, on a self-compiled programs
    2022-01-21 03:16:50下载
    积分:1
  • 译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管...
    译码器,将八位输出转换为七段译码显示,相当于7448驱动译码管-Decoder, the 8 output is converted to seven segment decoding shows that the equivalent of 7448
    2022-05-30 05:04:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载