-
8.8-URAT-VHDL
URAT VHDL程序与仿真 URAT the VHDL program and Simulation
(URAT the VHDL program and Simulation
)
- 2012-04-09 20:53:45下载
- 积分:1
-
uart
说明: 本文档具有较全面的dw_apb_uartd的接口代码,具有详细的注释,很方便供用户学习。(This document has a more comprehensive dw_apb_uartd interface code, with detailed comments, which is very convenient for users to learn.)
- 2021-04-16 21:58:54下载
- 积分:1
-
READ_SINEX
读取IGS数据中心提供的sinex文件 并恢复法方程(Read sinex file IGS data centers and to restore normal equation)
- 2016-06-18 11:19:14下载
- 积分:1
-
verilogVGA驱动
完整的verilog编写的源代码,根据实际所用的器件,修改相关参数,就可实现VGA的驱动。
- 2023-06-15 03:31:33下载
- 积分:1
-
LAB22
应用verilog编程语言控制VGA显示屏显示一幅图片。(Application verilog programming language control VGA display shows a picture.)
- 2016-10-27 16:30:12下载
- 积分:1
-
hulf
设计一个哈夫曼编码器
要求对一段数据序列进行哈夫曼编码,使得平均码长最短,输出各元素编码和编码后的数据序列。
① 组成序列的元素是[0-9]这10个数字,每个数字其对应的4位二进制数表示。比如5对应0101,9对应1001。
② 输入数据序列的长度为256。
③ 先输出每个元素的编码,然后输出数据序列对应的哈夫曼编码序列。(Designing a Huffman Encoder
Huffman coding is required for a data sequence to minimize the average code length and output the coded and coded data sequence of each element.
(1) The elements that make up the sequence are the 10 digits [0-9], and each digit is represented by its corresponding 4-bit binary number. For example, 5 corresponds to 0101, 9 corresponds to 1001.
(2) The length of the input data sequence is 256.
(3) First output the encoding of each element, and then output the Huffman encoding sequence corresponding to the data sequence.)
- 2019-06-19 21:49:58下载
- 积分:1
-
fullbridge_double_frequency
建立了单相的PWM整流器电路闭环控制的仿真模型。版本R2007(The simulation model of the closed-loop control of single-phase PWM rectifier circuit. Version R2007)
- 2021-02-02 09:10:00下载
- 积分:1
-
Xilinx ISE License
说明: Xilinx ISE License集合,包含Vivado、ise的破解license,安装ISE后loading license即可完成,最全的器件库(Xilinx ise license Collection, including Vivado and ISE cracking licenses. After ISE is installed, the loading license can be completed, which is the most complete device library.)
- 2021-01-19 23:28:43下载
- 积分:1
-
chuzuche
出租车vhdl程序,并带有testbench仿真程序,通过开始按键复位,然后根据行使信号进行公里计数,起步价3公里8元钱,超过3公里一公里1元钱(Taxi vhdl program, with a testbench simulation program, started by the reset button, then the exercise kilometer count signal, starting at 3 km 8 yuan, more than three kilometers one kilometer dollar.)
- 2016-07-14 14:41:24下载
- 积分:1
-
Synopsys-RTLSystemC
synopsys的systemc和RTl书籍清晰电子版,专业权威的EDA公司的培训资料(synopsys of systemc and RTl clear electronic version of books, professional authority of the EDA company' s training materials)
- 2010-08-11 11:49:49下载
- 积分:1