登录
首页 » VHDL » 这是用VHDL编写的CRC32

这是用VHDL编写的CRC32

于 2022-12-25 发布 文件大小:7.70 kB
0 245
下载积分: 2 下载次数: 1

代码说明:

这是利用VHDL编写的一个CRC32的代码,文档只有代码,具体原理请参考其他文献-This is the use of VHDL prepared a CRC32-code, the document is only a code Please refer to specific tenets of other literature

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 6_Sets_of_8051_VHDL_Verilog
    it has 6 packages of 8051 sources,including source code(VHDL and Verilog),dc scripts, pdfs, netlists etc. and a MIPS IP package
    2012-07-02 10:56:02下载
    积分:1
  • ad9983的检测视频信号的code及其project 用的是xilinx 的virtex4 但不包括I2C...
    ad9983的检测视频信号的code及其project 用的是xilinx 的virtex4 但不包括I2C-ad9983 test video signal code and the project using a xilinx the virtex4 but does not include I2C
    2022-03-17 20:04:49下载
    积分:1
  • Carried-Phase-shift-SPWM
    基于FPGA的多电平载波移相SPWM方法实现(theCarried-Phase-shift SPWM method of Multi-Level converter based on FPGA)
    2015-05-26 09:38:49下载
    积分:1
  • 设计与验证Verilog_实例,经典的HDl书籍,强烈推荐
    设计与验证Verilog_实例,经典的HDl书籍,强烈推荐-Design and verification Verilog_ examples Hdl classic books, strongly recommend
    2022-04-23 19:09:22下载
    积分:1
  • fft-matlab
    FFT的MATLAB实现。非常完整的实现FFT过程,速度很快。(The FFT in MATLAB. Contains more than one source, the FFT process. Learning Reference essential)
    2012-10-27 16:07:24下载
    积分:1
  • LVDS_SRC
    实现LDVS接口数据接收 含有协议结构以及处理(lvds Verilog 512 frame)
    2015-12-04 14:09:58下载
    积分:1
  • 数字密码引爆器的输入描述:1、 在开始输入密码以前的等待状态,首先要按READY键,表示目前准备就绪,可以输入数字密码;2、 当引爆事件发生后,应该回到等待状态...
    数字密码引爆器的输入描述:1、 在开始输入密码以前的等待状态,首先要按READY键,表示目前准备就绪,可以输入数字密码;2、 当引爆事件发生后,应该回到等待状态,设置WAIT_T键;3、 如果输入密码不正确,此时要操作READY和WAIT_T是不起作用的,必须由设计人员重新设置到等待状态,设置SETUP键,SETUP为内部按键,操作人员应该不能接触;4、 确定密码输入后,要设计一个点火按键FIRE;-digit passwords detonated"s input Description : one at the start and enter the password before the wait state, according to First READY button, now ready to be imported into digital code; Two, when detonated after the incident, should wait for the state to set up WAIT_T bond; three, if a password is not correct, this time to operate READY WAIT_T and is non-functional, the design must be re-installed to wait for the state, set up SETUP button SETUP internal keys, the operator should not contact; 4 to determine the password, to design a FIRE- ignition keys;
    2022-02-26 18:42:40下载
    积分:1
  • myuart
    使用verilog语言编写的异步串口模块,带有16级深的FIFO,它与DSP28335的SCI相似,可以帮助初学者更快地理解FPGA和DSP的硬件结构和编程思路(Use verilog language of asynchronous serial port module, FIFO with deep level 16, it was similar with DSP28335 SCI, can help beginners to understand faster the FPGA and DSP hardware structure and programming ideas)
    2013-07-25 11:45:57下载
    积分:1
  • 这是我在学习过程中编的数字钟的原程序,含各种时钟模块,以及计数器,累加器等,可以直接下载,已经编译通过!...
    这是我在学习过程中编的数字钟的原程序,含各种时钟模块,以及计数器,累加器等,可以直接下载,已经编译通过!-This is my learning process in the middle of the 10-minute program, containing various clock module and the counter, accumulator, and can download, compile!
    2022-07-19 00:32:21下载
    积分:1
  • FPGA_PSK
    说明:  可以实现2PSK的信号调制,已经过Modelsim波形仿真(It can realize 2PSK signal modulation and has been simulated by Modelsim waveform.)
    2019-05-09 16:29:17下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载