-
Continuous_delay_control_Farrow
matlab代码,利用Farrow结构设计分数延时滤波器,滤波器阶数和个数可分别进行设置,利用最大最小准则近似(Matlab code, using Farrow structure design fractional delay filter, filter order and number can be set separately, using the maximum and minimum criterion approximation.)
- 2019-06-14 09:10:59下载
- 积分:1
-
VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助...
VHDL、Verilog HDL语言,是华为公司的技术指导书,希望对你有所帮助-VHDL、Verilog HDL
- 2022-01-28 23:23:37下载
- 积分:1
-
SinGen
使用Verilog编写的正弦波生成工程,使用ROM核产生,利用mif文件(Written using Verilog sine wave generation projects using ROM nuclear generation, use mif file)
- 2015-04-24 16:40:21下载
- 积分:1
-
用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制....
用AHDL语言编写,MAXPULS开发.通信不受外部时钟速率和数据字节数目限制.-with AHDL prepared MAXPULS development. Communications from external clock rate and restriction on the number of data bytes.
- 2022-12-17 02:20:02下载
- 积分:1
-
GW48系统电子琴:可控制8个音节,4种音调 readme中带使用说明
GW48系统电子琴:可控制8个音节,4种音调 readme中带使用说明-GW48 system : control eight syllables, four species of taking the pitch readme use
- 2022-05-21 12:22:34下载
- 积分:1
-
SkanMean
Firmware for autotuning Sensor
- 2015-06-25 20:01:36下载
- 积分:1
-
用键盘控制FPGA,再由FPGA控制VGA显示器是好东西
用键盘控制FPGA,再由FPGA控制VGA显示器是好东西-Use the keyboard to control FPGA, and then by the FPGA to control VGA display is a good thing
- 2022-04-11 22:37:54下载
- 积分:1
-
getCPU
获取主机CPU信息,VS2008编译通过,含详细说明(Get information on the host CPU, VS2008 compiler, containing detailed instructions)
- 2014-11-27 10:07:21下载
- 积分:1
-
使用VHDL编写的分频程序,能进行任意次的偶数分频,程序简单易懂,供
初学者参考...
使用VHDL编写的分频程序,能进行任意次的偶数分频,程序简单易懂,供
初学者参考-prepared by the use of VHDL-frequency procedures can make even the random frequency, the procedures are simple and easy to understand. reference for beginners
- 2022-02-12 09:25:12下载
- 积分:1
-
其基于FIFO的设计
its a Fifo BASED design
i also Interface DAC2904
- 2023-02-01 15:35:04下载
- 积分:1