登录
首页 » VHDL » Altera 基础篇公司书籍源码

Altera 基础篇公司书籍源码

于 2022-10-29 发布 文件大小:932.73 kB
0 179
下载积分: 2 下载次数: 1

代码说明:

Altera 基础篇公司书籍源码-Altera Corporation based on chapter books-source

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • RC6-block-cipher-using-VHDL
    VHDL implementation of RC6 encryption algorithm Test file represent applying all zero input and all zero key note that result is correct but bytes positions are swapped
    2020-12-01 22:09:26下载
    积分:1
  • 多功能信号发生器
     采用quartusⅡ仿真软件实现多功能信号发生器的FPGA设计,当输入端有时钟信号输入时,各个信号发生器模块独立运行,独立存在,发出各种信号,这些信号作为数据选择器的输入信号,在数据选择器的作用下,波形切换到相应的模块输出,将通过示波器显示出相应的波形图。
    2023-04-09 20:10:34下载
    积分:1
  • 硬件描述语言Verilog
    硬件描述语言Verilog-Verilog hardware description language
    2022-07-26 19:00:22下载
    积分:1
  • 第七次课--视频图像DCT处理及水印嵌入
    熟悉IIC协议总线协议,采用IIC总线对图像采集传感器寄存器进行配置,并转换为RGB565格式。 利用异步FIFO完成从摄像头输出端到SDRAM 和SDRAM 到VGA 接口各跨时钟域信号的传输和处理。 利用 SDRAM 接口模块的设计,实现了刷新、读写等操作;为提高SDRAM 的读写带宽,均采用突发连续读写数据方式;并采用乒乓操作实现 CMOS 摄像头与VGA的帧率匹配。 利用双线性插值方法实现对图像640×480到1024×768的放大操作。 完成VGA显示接口设计。(Familiar with IIC protocol bus protocol, IIC bus is used to configure the register of image acquisition sensor and convert it into RGB565 format. Asynchronous FIFO is used to transmit and process signals across clock domain from camera output to SDRAM and SDRAM to VGA interface. With the design of SDRAM interface module, refresh, read and write operations are realized. In order to improve the read and write bandwidth of SDRAM, burst continuous read and write data mode is adopted, and table tennis operation is used to achieve frame rate matching between CMOS camera and VGA. The bilinear interpolation method is used to enlarge the image from 640*480 to 1024*768. Complete the VGA display interface design.)
    2020-06-25 04:00:02下载
    积分:1
  • 北大verilog课件,数字集成电路设计入门,从HDL到版图
    北大verilog课件,数字集成电路设计入门,从HDL到版图-North Verilog courseware, digital IC design entry, from HDL to the map
    2022-07-24 16:14:44下载
    积分:1
  • SinGen
    使用Verilog编写的正弦波生成工程,使用ROM核产生,利用mif文件(Written using Verilog sine wave generation projects using ROM nuclear generation, use mif file)
    2015-04-24 16:40:21下载
    积分:1
  • 这个程序可以帮助转换成BCD码excess3代码,完美…
    this the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year -this is the program which can help to convert bcd code to excess3 code,the perfect circuitary has been given in this document which will lead you to understand it more properly.Reference is taken from morris mano book of digital electronics.This program can work on quatrus without any trouble.this is also used to make a final year
    2022-03-16 21:25:25下载
    积分:1
  • 8051核的vhdl原代码。
    8051核的vhdl原代码。-8051 core VHDL source code.
    2022-04-11 06:02:00下载
    积分:1
  • SHUMAGUAN
    说明:  FPGA 点亮数码管的灯,本例程支持6位数码管,因为我的FPGA开发板是这样子的(The lamp of digital tube illuminated by FPGA)
    2020-06-18 10:20:02下载
    积分:1
  • ISP的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me....
    ISP的IP核,下载即可用,解压到指定目录下就可以了,参照里面的read me.-ISP of the IP core, can be used to download, unzip to the specified directory can be a light inside the read me.
    2022-02-02 17:09:38下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载