-
led5604
说明: 5604FPGA驱动,能显示数字(5604里面为4个595)(5604 FPGA driver, able to display digital (5604 contains 4 595))
- 2020-06-19 18:00:01下载
- 积分:1
-
doing more of a state machine on the three described earlier. Many more informat...
自己做的一个关于more状态机的三种描述的比较。以后会有更多的资料,请大家关注。-doing more of a state machine on the three described earlier. Many more information, please everyone"s attention.
- 2022-02-12 02:20:30下载
- 积分:1
-
truck_lights
Lights, Car light emulator for turn, stop and emergency
- 2012-11-06 18:27:06下载
- 积分:1
-
-Elliptic
We present elliptic curve cryptography (ECC) coprocessor,
which is dual-field processor with projective
coordinator. We have implemented architecture for scalar
multiplication, which is key operation in elliptic curve
cryptography. Our coprocessor can be adapted both prime field
and binary field, also contains a control unit with 256 bit serial
and parallel operations , which provide integrated highthroughput
with low power consumptions. Our scalar multiplier
architecture operation is perform base on clock rate and produce
better performance in term of time and area compared to similar
works. We used Verilog for programming and synthesized using
Xilinx Vertex II Pro devices. Simulation was done with Modelsim
XE 6.1e, VLSI simulation software from Mentor Graphics
Corporation especially for Xilinx devices.
- 2012-02-09 10:48:50下载
- 积分:1
-
crc16CCITT
自己用verilog编写的crc16-ccitt码的产生,是并行的。(Crc16-ccitt code written in verilog generate parallel.)
- 2012-12-13 09:46:58下载
- 积分:1
-
Mano-CPU_VHDL-Implementation
Mano s cpu for Man s instructions
- 2012-04-28 01:04:57下载
- 积分:1
-
main
EP2C35A实验箱基于NIOSII的串行AD_DA编程(EP2C35A experimental box based NIOSII the serial AD_DA programming)
- 2013-04-22 11:18:27下载
- 积分:1
-
异步FIFO的设计仿真和综合技术
Simulation and Synthesis Techniques for Asynchronous FIFO Design
- 2022-07-12 03:34:39下载
- 积分:1
-
ModelSim_
FPGA编写环境,具有仿真容易,软件内存小的特点(FPGA authoring environment, with easy simulation software features small memory)
- 2013-07-24 19:20:57下载
- 积分:1
-
VHDL-Code-For-Full-Adder-By-Data-Flow-Modelling
VHDL Code For Full Adder By Data Flow Modelling
- 2013-11-08 00:39:04下载
- 积分:1