-
PWM
通过正弦波和三角波的比较产生SPWM波形(Through the comparison of sine wave and triangle wave produces SPWM waveform)
- 2016-12-23 14:36:56下载
- 积分:1
-
VHDL开发环境,四人抢答器,实现了四个人能同时抢答的功能。...
VHDL开发环境,四人抢答器,实现了四个人能同时抢答的功能。-VHDL development environment Answer four, and the realization of the four functions at the same time Answer.
- 2022-07-26 14:54:56下载
- 积分:1
-
class-test
自己编写的C++的类的测试程序,有详细的注注释,对初学者有很大帮助!!!(The own written C++ class test program, detailed annotation of Note of great help for beginners! ! !)
- 2012-08-28 09:24:41下载
- 积分:1
-
Verilog-
VHDL的基本语法,应用,建模,编程示例等...(Introduction to VHDL basic syntax, applications, modeling, programming example and so on ...)
- 2012-03-13 19:59:29下载
- 积分:1
-
state-machine
一个简单的用verilog实现的售货机状态机设计,内有word介绍设计的原理(A simple realization of a vending machine with verilog state machine design, there are design principles introduced word)
- 2021-01-20 23:48:42下载
- 积分:1
-
CPU的VHDL设计代码
应用背景VHDL ;CPU设计...................................................................................................................................................................................................................................................................................................................................................................关键技术VHDL ;CPU设计...................................................................................................................................
- 2022-05-20 23:07:58下载
- 积分:1
-
FIFO
用verilog语言的实现FIFO存储器,以先进先出的方式处理数据(The FIFO memory is implemented in Verilog language, and data is processed in FIFO)
- 2017-07-15 09:33:21下载
- 积分:1
-
High Speed dd
(Springer Series in Advanced Microelectronics 51) Ayan Palchaudhuri, Rajat Subhra Chakraborty (auth.)-High Performance Integer Arithmetic Circuit Design on FPGA_ Architecture, Implementation and Desig
- 2020-06-24 08:40:01下载
- 积分:1
-
XAPP200_ddr_sdram_64b
Xapp 200 64 bit DDR SDRAM design files for Xilinx Vertix
- 2011-01-19 09:45:06下载
- 积分:1
-
用于FPGA的反量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...
用于FPGA的反量化算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-FPGA used to quantify anti-HDL coding algorithms, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
- 2022-04-08 04:33:51下载
- 积分:1