网站首页

primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...

于 2022-07-07 发布文件大小:2.60 kB

 0  164

下载积分: 2 下载次数: 1

我要下载

代码说明：

本原代码中利用VHDL语言编写了RAM、FIFO、ROM等常用的存储和缓冲部件，完全的代码在ALTERA的FPGA上已经通过仿真测试，保证可用.-primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used storage and buffer components, complete code in the Altera FPGA simulation test has been passed to ensure that available.

下载说明：请别用迅雷下载，失败请重下，重下不扣分！

发表评论

0 个回复

cnt10
用Quartus II开发的一个十进制计数器，包括仿真波形，下载文件，是完整工程。(With the Quartus II development of a decimal counter, including the simulation waveform, download files, is the complete project.)

2011-05-23 21:50:52下载

积分：1
16-bit-CPU
单周期16位CPU的设计,我们的计算机组成原理课设，可以实现R型、I型和J型指令，内有报告和指导书(Single-cycle 16-bit CPU design, our Principles of Computer Organization class set, you can achieve R-type, type I, and J-type instructions, reports and instructions)

2020-08-02 10:28:35下载

积分：1
MUX
Multipleksor 3 to 1 - 3x1bit in, 1x1bit out

2013-09-18 16:21:25下载

积分：1
8051Verilog_code
8051内核的Verilog程序实现，完成普通的单片机8051内核功能.包含综合后文件和测试文件(The 8051 kernel Verilog program complete ordinary microcontroller 8051 kernel function. Contains comprehensive post files and test files)

2021-04-14 21:38:54下载

积分：1
手把手教你学FPGA 仿真篇
手把手教你学FPGA 仿真篇,简单实用。(Hand in hand teach you to learn FPGA simulation, simple and practical.)

2018-07-09 21:25:09下载

积分：1
VHDL与Verilog的比较
VHDL与Verilog的比较-VHDL and Verilog comparison

2022-04-14 10:03:59下载

积分：1
verilog hdl verilog hdl verilog hdl
verilog hdl verilog hdl verilog hdl-verilog hdl

2022-02-09 22:11:06下载

积分：1
Using VHDL language description of the memory read and write, user
用vhdl语言描写的存储器的读写，通俗易懂，简单实用。-Using VHDL language description of the memory read and write, user-friendly, simple and practical.

2022-05-27 15:20:00下载

积分：1
rs_encoder
RS编码器的fpga实现，有TESTBench(RS encoder to achieve the fpga, and TESTBench)

2009-06-24 11:37:04下载

积分：1
leading-zero
对于32位寄存器前导零个数的计数，一个简单的程序(32 registers a leading zero number of counts, a simple procedure)

2012-06-05 16:41:11下载

积分：1

696516资源总数
106914会员总数
0今日下载

primitive code using VHDL prepared RAM, FIFO, ROM, and other commonly used stora...

0 个回复

热门标签

热门下载