登录
首页 » Verilog » 边缘检测

边缘检测

于 2022-06-26 发布 文件大小:368.72 kB
0 135
下载积分: 2 下载次数: 1

代码说明:

检测边缘(正或者负)并生成单一脉冲,脉冲持续 1 个时钟脉冲长度。 代码的测试台也包含在内。 如果你想同步不同信号过渡到异步信号,你会发现很有用,参考 https://www.doulos.com/knowhow/fpga/synchronisation/

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • FirlterTeam
    数字滤波器组。包含matlab程序和word说明。通过一个低通数字滤波器和多个带通数字滤波器组合成一个滤波器组(Groups of the digital filter. Contains matlab program and word description. Through the combination of a low pass digital filter, and a plurality of band-pass digital filter into a filter bank)
    2013-01-15 20:38:33下载
    积分:1
  • line_four
    利用verilog HDL逐点比较法实现直线和圆弧插补(Use verilog HDL by-point comparison method to achieve linear and circular interpolation)
    2020-12-01 14:59:27下载
    积分:1
  • verilog触发器
    verilog触发器,属于数字电子技术实验入门的资料。
    2022-04-28 18:36:04下载
    积分:1
  • RS-422standardmodulev2
    rs422标准通讯模块 异步收发 verilog语言编写(rs422 standard communication module asynchronous receiver verilog language)
    2013-12-23 14:14:18下载
    积分:1
  • SPI_DAC
    使用VHDL语言实现了FPGA与DAC5688进行SPI通信更改寄存器值(The FPGA using VHDL language with the DAC5688 SPI communication to change the register value)
    2011-10-23 21:14:45下载
    积分:1
  • 主从 J-K 触发器
    这给了主从模式的 JK 触发器,可以用来排除竞争周围条件。欢迎大家下载、试用。谢谢大家的支持!
    2023-04-30 23:10:03下载
    积分:1
  • ADPCM(1)
    adpcm .c程序代码,完整,通过编译仿真(ADPCM c program code, complete compiled simulation)
    2013-04-17 17:07:54下载
    积分:1
  • multi_booth
    说明:  基于quartus的布斯乘法器的verilog 实现。布斯乘法算法是计算机中一种利用数的2的补码形式来计算乘法的算法。该算法由安德鲁·唐纳德·布斯于1950 年发明,当时他在伦敦大学伯克贝克学院做晶体学研究。布斯曾使用过台式计算器,由于用这种计算器来做移位计算比加法快,他发明了该算法来加快计算速度。(The verilog codes of booth multiplier based on quartus. Booth multiplication algorithm is a computer algorithm using the complement form of number 2 to calculate the multiplication. The algorithm was invented in 1950 by Andrew Donald booth, who was working on crystallography at birkbeck college, university of London. Booth used a desktop calculator, and because it was faster to do shifts than to add, he invented the algorithm to speed up the calculations.)
    2019-01-06 10:03:08下载
    积分:1
  • testbench.sv
    RS 编码和解码Verilog Code, 实现了RS(544,514)的编码和译码;(-RS Coding and Decoding Verilog code, implement RS(544,514))
    2016-09-25 16:05:54下载
    积分:1
  • SD_verilog
    说明:  该代码,只用了硬件描述语言Verilog在完成对SD卡控制器的编写,经济实用(The code, only the hardware description language Verilog in the completion of the SD card controller to prepare, economical and practical)
    2020-12-27 22:19:02下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载