登录
首页 » VHDL » 一个简单的曼彻斯特编码器,将串行数据转换为曼彻斯特编码数据。

一个简单的曼彻斯特编码器,将串行数据转换为曼彻斯特编码数据。

于 2022-06-20 发布 文件大小:3.58 kB
0 169
下载积分: 2 下载次数: 1

代码说明:

A simple Manchester Encoder to convert serial data to Manchester encoded data.

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 我的学习经验,一种自适应分频及分频方法的实现,很好用的哦...
    我的学习经验,一种自适应分频及分频方法的实现,很好用的哦-my learning experience, an adaptive frequency-frequency method and the realization of the good, oh
    2022-02-03 01:08:00下载
    积分:1
  • 基于SPWM自治FPGA
    基于FPGA的自治型SPWM波形发生器的设计!正弦脉宽调制(SPWM)技术在以电压源逆变电路为核心的电力电子装置中有着广泛的应用,如何产生SPWM脉冲序列及其实现手段是PWM技术的关键。大家共同探讨哈!-FPGA based SPWM autonomy-based waveform generator design! Sinusoidal pulse width modulation (SPWM) technology in the voltage source inverter circuit as the core of the power electronic devices have a wide range of applications, how to generate SPWM pulse sequence and its implementation means PWM technology is the key. Kazakhstan investigate everyone!
    2023-03-04 10:10:03下载
    积分:1
  • design a module from a trip data flow channeling Lane detected bitstream "1...
    设计一个模块,从一个窜行数据流里检测出码流“11100”,这个模块包括reset,clk,datain及输出端pmatch-design a module from a trip data flow channeling Lane detected bitstream "11100", this module includes reset, clk, datain and output pmatch
    2022-07-06 13:42:26下载
    积分:1
  • fpuvhdl_latest.tar
    浮点数运算的FPGA实现,包括仿真文件。(FPGA realization of floating-point operations, including the simulation file)
    2009-09-05 11:20:12下载
    积分:1
  • Divider
    除法器-Divider
    2022-03-22 14:47:05下载
    积分:1
  • Simple I2C controller
    Simple I2C controller -- 1) No multimaster -- 2) No slave mode -- 3) No fifo s -- -- notes: -- Every command is acknowledged. Do not set a new command before previous is acknowledged. -- Dout is available 1 clock cycle later as cmd_ack -Simple I2C controller-- 1) No multimaster-- 2) No slave mode-- 3) No fifo"s---- notes :-- Every command is acknowledged. Do not set a ne w command before previous is acknowledged.-- D is available out a clock cycle later as cmd_ack
    2023-03-08 10:05:03下载
    积分:1
  • VHDL语言写的频率计的程序,内带完整的技术报告
    VHDL语言写的频率计的程序,内带完整的技术报告-VHDL write the frequency of procedures, brought integrity of the technical report
    2022-02-20 00:46:02下载
    积分:1
  • ComChange-12061629
    说明:  并行读写14路串口数据,数据被写入FIFO,在收到读写信号后,SPI发送数据出去(Parallel read and write 14 serial port data, SPI send data)
    2019-03-13 01:38:44下载
    积分:1
  • Quartus中实现的DDS 使用的是altera提供的IP core
    Quartus中实现的DDS 使用的是altera提供的IP core-DDS achieved Quartus using IP core provided by altera
    2022-07-12 10:39:19下载
    积分:1
  • Риторика_Зачетная работа
    access must be conf urr arr
    2019-05-29 20:23:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载