登录
首页 » VHDL » FSK信号发生器,基于VHDL语言,好用的!

FSK信号发生器,基于VHDL语言,好用的!

于 2022-06-19 发布 文件大小:273.09 kB
0 168
下载积分: 2 下载次数: 1

代码说明:

FSK信号发生器,基于VHDL语言,好用的!-FSK signal generator, based on the VHDL language, useful!

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 32_lvds_test
    说明:  Xilinx 公司Spartan-6系列FPGA实现LVDS,带Modelsim仿真文件,已综合。(Xilinx Spartan-6 Series FPGA implements LVDS with Modelsim simulation file, which has been synthesized.)
    2020-11-30 20:59:27下载
    积分:1
  • DS18B20LCD
    DS18B20温度测量程序 之后用于在LCD显示屏上显示对应的温度(DS18B20 test code)
    2011-08-30 12:59:20下载
    积分:1
  • Flash
    FPGA Verilog控制FLASH片外读写(Verilog Controls FLASH Out-of-Chip Read-Write)
    2020-06-22 21:40:01下载
    积分:1
  • 16QAM
    QAM调制模块,可用于Quartus仿真与fpga硬件实现。(QAM Modulation Mode, can be used for Quartus simulation and FPGA.)
    2013-12-27 10:01:48下载
    积分:1
  • qspi
    qspi接口控制,指令包括spi、dual spi、quad spi,通过验证,供参考(Qspi interface control, including spi, dual spi, quad spi, for reference.)
    2021-03-07 12:59:30下载
    积分:1
  • VHDL_COUNTING 000_255 LCD DISPLAY ( ĐẾM 000 ĐẾN 255 HIỂN THỊ LCD BẰNG NGÔN NGỮ VHDL)
    VHDL_COUNTING 000_255 液晶显示器 (ĐẾM 000 ĐẾN 255 HIỂN THỊ 液晶电视 BẰNG NGÔN NGỮ VHDL)
    2022-03-13 13:37:51下载
    积分:1
  • 用VHDL语言来实现一个电子时钟,可以调时间。小时,分,秒。可以下载到实验箱来运行验证。...
    用VHDL语言来实现一个电子时钟,可以调时间。小时,分,秒。可以下载到实验箱来运行验证。-use VHDL to achieve an electronic clock, the time can be set aside. Hours, minutes and seconds. Experiments can be downloaded to the box to run test.
    2022-07-21 04:12:49下载
    积分:1
  • 循环码的verilog编码程序
    (7,4)循环码的verilog编码程序,(7,4)循环码的verilog译码程序((7,4) cyclic code Verilog coding procedures, (7,4) cyclic code the verilog decoding procedure)
    2020-06-27 02:00:02下载
    积分:1
  • LED70
    可供初学者学习 比较简单 一读就能明白 LED7数码显示程序(Relatively simple for beginners to learn the first reading of the digital display program will be able to understand LED7)
    2011-05-06 22:53:28下载
    积分:1
  • ALU用VHDL项目
    ALU using VHDL project
    2022-03-22 23:35:27下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载