登录
首页 » VHDL » 100个VHDL的例子

100个VHDL的例子

于 2022-06-15 发布 文件大小:584.19 kB
0 232
下载积分: 2 下载次数: 1

代码说明:

100个VHDL的例子-100 examples of VHDL

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • chaotic_1d
    说明:  一维超混沌随机数的生成verilg,还有testbench仿真激励,modelsim的仿真工程。(The generation of one-dimensional hyperchaotic random number verilg, testbench simulation stimulation and Modelsim simulation engineering.)
    2020-05-11 12:45:42下载
    积分:1
  • 利用FPGA采集按键,加了消斗。其实跟单片机的效果差不多。
    利用FPGA采集按键,加了消斗。其实跟单片机的效果差不多。-The use of FPGA collect keys, plus the elimination fighting. In fact, almost with the effect of SCM.
    2023-03-12 23:10:03下载
    积分:1
  • 直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为...
    直接数字频率合成器(Direct Digital Frequency Synthesizer:DDFS)的VHDL程序,开发环境是QuartusII,系统时钟为50MHz,由PLL产生DDFS的工作时钟166.67MHz,地址位宽为24位,频率字为20,相位字为10,RAM用于存储查找表,其地址位宽为10,数据位宽为8。-Direct Digital Frequency Synthesizer ( DDFS) of the VHDL program, the development environment is QuartusII, the system clock to 50MHz, the work of DDFS generated by PLL clock 166.67MHz, address bit-width of 24-bit frequency word is 20, phase word for 10, RAM used to store look-up table, its address is 10 bits wide, the data is 8 bits wide.
    2022-06-17 05:09:27下载
    积分:1
  • 脉冲多普勒雷达回波信号相干积累的VHDL源程序
    脉冲多普勒雷达回波信号相干积累的VHDL源程序-pulse Doppler radar echo signal coherent accumulation of VHDL source
    2022-12-08 18:50:02下载
    积分:1
  • pld_Tetris
    基于FPGA cyclone III EP3C16F484C6的俄罗斯方块游戏。实现双人进行,屏幕倒置,分数显示,vga接口,键盘接口等功能(Tetris game based on FPGA cyclone III EP3C16F484C6 with functions including double players, screen upside down, score, vga and keyboard interface.)
    2020-11-06 12:39:49下载
    积分:1
  • delta-sigma
    实现了MASH111功能,输入位数可编程(MASH 1-1-1, delta-sigma , input bits are programmable)
    2021-04-20 23:18:50下载
    积分:1
  • edk91i_mb_ref_guide
    embedded development kit 9.1 user guide
    2009-05-22 19:17:10下载
    积分:1
  • VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)
    VHDL_count 从 0000 到 9999 7 段 LED 显示器 (đếm 慈 0000 đến 9999 hiển 施耐 4 领导 7 đoạn)
    2022-02-24 20:50:42下载
    积分:1
  • CPU-Verilog
    说明:  简单流水线CPU,使用 verilog实现,实现一条指令的整个流程(Implementation of Simple Pipeline CPU Verilog)
    2020-06-23 19:40:01下载
    积分:1
  • 2022-03-20 01:15:24下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载