登录
首页 » VHDL » 用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...

用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0...

于 2023-04-12 发布 文件大小:369.77 kB
0 254
下载积分: 2 下载次数: 1

代码说明:

用NiosII实现的数字钟,经过本人测试运行正常,开发环境:QuartusII6.0和NiosII IDE6.0-NiosII achieved with digital clock, after I run the normal tests, development environment: QuartusII6.0 and NiosII IDE6.0

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • BBTHG_II_t_x
    KDP晶体二倍频与三倍频;基于耦合波方程组;已于实验结果校核 (Sum Frequency in KDP)
    2021-03-16 11:39:21下载
    积分:1
  • PS2键盘控制程序实验的内容是用EDK建一个简单的系统并加入自定义的外设(一个ps2键盘控制器) 当键盘按下时会有相应的键扫描码输出显示到PC终端...
    PS2键盘控制程序实验的内容是用EDK建一个简单的系统并加入自定义的外设(一个ps2键盘控制器) 当键盘按下时会有相应的键扫描码输出显示到PC终端 -PS2 keyboard to control the content of the experimental procedure is used EDK build a simple system and add custom peripherals (a ps2 keyboard controller) when the keyboard is pressed the corresponding button will scan code to the PC terminal output shows
    2022-03-26 18:34:50下载
    积分:1
  • VHDL programming language introduced the basic grammar, and some programming exa...
    介绍了VHDL编程语言的基本语法,和一些编程实例-VHDL programming language introduced the basic grammar, and some programming examples
    2023-02-13 15:55:04下载
    积分:1
  • 程序是用硬件描述语言(VHDL)实现:4×4键…
    程序主要是用硬件描述语言(VHDL)实现: 4*4键盘扫描,简洁明了,通俗易懂,比较适合VHDL初学者-procedure was used in hardware description language (VHDL) to achieve : 4* 4 keyboard scan, concise, easily understood and more suitable for beginners VHDL
    2022-01-31 18:02:15下载
    积分:1
  • MIPSTOP
    misp顶层文件,verilog实现misp架构,并且支持modelsim仿真(Verilog implements MISP architecture and supports Modelsim simulation)
    2020-06-18 04:40:02下载
    积分:1
  • 这些是Verilog文件但我上传文本格式(记事本)
    these are verilog files but i am uploading in text(notepad) format
    2022-12-19 09:00:04下载
    积分:1
  • THS1206
    FPGA来实现数据采集,AD采用TI公司的THS1206,高速并行AD,内含16字FIFO,降低硬件复杂度。(FPGA to realize data acquisition, AD using TI company s THS1206, high-speed parallel AD, containing the 16-character FIFO, to reduce hardware complexity.)
    2009-07-09 09:08:27下载
    积分:1
  • ASIC_LIB
    ASIC设计中常用的运算模块,如加减,常系数乘法,截断,饱和等。(some modules used in ASIC design.)
    2010-03-10 15:52:28下载
    积分:1
  • 100vhdlsimple
    说明:  100个vhdl例子,对初学者很有用,可以用MAX+PLUS 2来编译仿真的(100 vhdl example, useful for beginners, you can use the MAX+ PLUS 2 to compile the simulation)
    2010-05-02 10:01:58下载
    积分:1
  • usb 硬件实现 请大家多多指教
    usb 硬件实现 请大家多多指教-usb hardware realize the exhibitions please everyone
    2022-01-28 13:02:47下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载