登录
首页 » VHDL » 有业主从PCI PCI、PCI目标是开源的,是项目的发展。

有业主从PCI PCI、PCI目标是开源的,是项目的发展。

于 2022-06-15 发布 文件大小:2.59 MB
0 161
下载积分: 2 下载次数: 1

代码说明:

内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的-There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • VHDL语言教材
    VHDL语言教材-The teaching material of VHDL Language
    2022-02-25 16:17:11下载
    积分:1
  • FPGA_SPWM
    此代码是由FPGA产生SPWM波的代码,简单易懂(use FPGA to generate SPWM)
    2019-02-19 16:12:33下载
    积分:1
  • 用于FPGA的变长编码算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。...
    用于FPGA的变长编码算法的HDL编码,包括VHDL及Verilog代码。可用于JPEG及MPEG压缩算法。-Variable-length encoding for FPGA HDL coding algorithms, including VHDL and Verilog code. Can be used in JPEG and MPEG compression algorithms.
    2022-02-13 17:47:49下载
    积分:1
  • ModelsimPDFWordPPT
    个人搜集的各类Modelsim教程全集视频PDFWordPPT等.rar(Personal collection of all kinds of Modelsim tutorial video PDFWordPPT Complete Works, etc.. Rar)
    2009-09-20 11:37:19下载
    积分:1
  • FPGA锁相环实验
    说明:  FPGA锁相环实验: 顶层文件加底层IP文件构成 top中例化ip核pll(Experiment of Phase-Locked Loop Based on FPGA)
    2020-06-22 04:00:01下载
    积分:1
  • Electronicorgan
    利用VHDL编写的电子琴发生器,以简单的演奏电路论文(Electronic organ prepared using VHDL generator to perform a simple circuit Papers)
    2009-03-06 08:52:10下载
    积分:1
  • FPGA-basedhardwareimplementationofneuralnetworks
    基于FPGA的神经网络硬件实现中的关键问题研究,适合用fpga研究神经网络的工程人员参考(FPGA-based hardware implementation of neural networks in the study of key issues for research with neural networks fpga reference works)
    2009-04-15 05:44:09下载
    积分:1
  • 6
    说明:  4位数码扫描显示电路,我们控制一个七段LED需要8个输出端口;如果要输出四位十进制数,就需要32的输出端口,这将占用大量的端口资源。采用串行扫描显示,我们只需要8+4共12个端口即可。其原理是:用一个四位的输出端控制,某一时刻只选中其中的一个LED(输出为‘1’表示选中),八位的输出端将该LED所需要显示的值输出;然后四位的输出端值改变,选中下一个LED。这样依次类推。如果选择的频率很快,达到50Hz以上,由于人眼的视觉暂留效应,看起来就像4个LED同时显示。 设计一个程序,输入四个一位十进制数,用4个LED显示出来。CLK采用频率可调信号发生器,逐渐改变频率,观察扫描频率的改变对输出效果的影响。 输入:连续脉冲,逻辑开关;输出:七段LED。 (4 digital scanning display circuit, we need to control a seven-segment LED output port 8 If you want to output four decimal numbers, you need the output port 32, which will take up a lot of ports. Serial scans showed, we need only 8 of 12 ports can be+4. The principle is: the output of four with a control, a time to select only one LED (output 1 is selected), 8 output of the LED by the need to show the value of the output then The output value of the four changes, select the next LED. This and so on. If you select the frequency rapidly, reaching more than 50Hz, as the human eye s persistence of vision effect, looks like a 4 LED display simultaneously. Design a program, enter a decimal number four, with four LED display. CLK signal generator with adjustable frequency, gradually changing the frequency of observed changes in scan frequency effect on the output. Input: Continuous pulse, logic switches output: seven-segment LED.)
    2010-06-21 22:07:59下载
    积分:1
  • WorkSpace
    计算三平动并联机构工作空间,自己编的,测试可以用(Calculation of three translation parallel mechanism)
    2021-04-17 18:08:52下载
    积分:1
  • 四位乘法器的VHDL源程序
    四位乘法器的VHDL源程序-four Multiplier VHDL source
    2022-03-28 16:11:53下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载