登录
首页 » VHDL » 有业主从PCI PCI、PCI目标是开源的,是项目的发展。

有业主从PCI PCI、PCI目标是开源的,是项目的发展。

于 2022-06-15 发布 文件大小:2.59 MB
0 173
下载积分: 2 下载次数: 1

代码说明:

内有一PCI 主 和PCI从,PCI TARGET 都是公开代码的,是工程文件,有仿真工程,使用说明。觉得好的就推荐一下。 本PCI_HOST目前支持: 1、 对目标PCI_T进行配置; 2、 对目标进行单周期读写; 3、 可以工作在33MHZ和66MHZ 4、 支持目标跟不上时插入最长10时钟的等待。 ALTERA的PCI竟然收费的!!!软件里面调试仿真了半天,终于调通了,到了下载就突然弹出窗口说包含了有限制的IP CORE,是限制使用的-There is a PCI from PCI proprietors, PCI TARGET is open source, is the project document, there is simulation project, for use. Feel good about the recommendation. The PCI_HOST currently supports: 1, on the target configuration PCI_T 2, on the target for single-cycle read and write 3, can work in the 33Mhz and 66MHZ 4, to support the goals behind to insert a maximum of 10 clock hours of waiting. ALTERA the PCI even charges! ! ! Inside simulation software debugging for a long time, and finally had transferred to the download on the sudden pop-up window that contains a limited IP CORE, is to restrict the use of

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0...
    vhdl,序列信号检测模块,此模块检测1110010,可改为任意序列,输出电位为1为检测出,否则为0-vhdl, sequence of signal detection module, this module testing 1.11001 million, can be changed to an arbitrary sequence, the output potential of an as detected, otherwise 0
    2022-10-12 22:25:03下载
    积分:1
  • 本章介绍了两个EDA技术的综合应用设计实例:数字闹钟和直接数字频率合成器DDS。...
    本章介绍了两个EDA技术的综合应用设计实例:数字闹钟和直接数字频率合成器DDS。-EDA chapter describes the two technologies integrated application design example: digital alarm clock and direct digital synthesizer DDS.
    2023-07-23 01:50:04下载
    积分:1
  • 用FPGA 是先键盘的程序,is good for you
    用FPGA 是先键盘的程序,is good for you -FPGA is the first keyboard to use the procedure, is good for you
    2023-08-22 22:30:03下载
    积分:1
  • lut_multiplier
    使用verliog设计实现LUT查找表乘法器,通过modelsim仿真验证通过(Designed and implemented using the LUT lookup table verliog multipliers, through simulation by modelsim)
    2021-04-09 10:18:59下载
    积分:1
  • PiSo
    8位并行输入的数转换成串行输出,是基于高级硬件编程语言VHDL编写的。(8-bit parallel input into serial output digital conversion is based on the high-level hardware programming language VHDL prepared.)
    2020-11-30 21:59:27下载
    积分:1
  • M-ary-QAM-in
    研究信道噪声对M-ary QAM的影响,适合数字通讯从业者(Effect of channel noise on M-ary QAM in)
    2015-07-15 09:45:41下载
    积分:1
  • fwPVerlilog
    68013与FPGA的通信,包含了固件程序与verilog程序(68013 and FPGA communication, including firmware and verilog program)
    2013-06-19 16:04:40下载
    积分:1
  • xilinx平台DDR3设计教程之综合篇_中文版教程
    存储器DDR3在Xlinix平台上的设计教程和综合应用(Design course and comprehensive application of memory DDR3 on Xlinix platform)
    2018-11-02 11:23:55下载
    积分:1
  • dianyuan
    实现按键控制AD三通道的电源转换的功能。(AD three buttons control channel to achieve power conversion)
    2015-04-23 16:20:49下载
    积分:1
  • 16位并行相关器的VHDL程序
    16位并行相关器的VHDL程序-16 parallel with the VHDL-related procedures
    2022-02-09 15:11:47下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载