登录
首页 » VHDL » altera嵌入式设计大赛文章,车载cots设计实现

altera嵌入式设计大赛文章,车载cots设计实现

于 2022-05-20 发布 文件大小:706.00 kB
0 223
下载积分: 2 下载次数: 1

代码说明:

altera嵌入式设计大赛文章,车载cots设计实现-Embedded Design Contest altera article, cots Car Design

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • 用verilog编写的乒乓球游戏,内带ps2,VGA驱动,下载到spantan3开发板上即可使用(原创)...
    用verilog编写的乒乓球游戏,内带ps2,VGA驱动,下载到spantan3开发板上即可使用(原创)-Prepared using Verilog table tennis game, with band ps2, VGA driver, download to spantan3 development board to use (original)
    2023-07-23 17:15:04下载
    积分:1
  • ddr_sdr_V1_1
    its the vhdl stuff for ddr sdram controller nice one easily understandable
    2010-09-08 08:32:09下载
    积分:1
  • OFDM_802_11
    ofdm的发射链路和接收链路的Verilog源代码,包括长短训练序列的生成,导频插入,加cp,ifft。(Source code of transmission link and reception link of OFDM)
    2020-12-22 21:19:06下载
    积分:1
  • This project features a full
    This project features a full-hardware sound compressor using the well known algorithm: IMA ADPCM. The core acts as a slave WISHBONE device. The output is perfectly compatible with any sound player with the IMA ADPCM codec (included by default in every Windows). Includes a testbench that takes an uncompressed PCM 16 bits Mono WAV file and outputs an IMA ADPCM compressed WAV file. Compression ratio is fixed for IMA-ADPCM, being 4:1. PLEASE NOTICE THAT THIS CORE IS LICENSED UNDER http://creativecommons.org/licenses/by-nc-sa/3.0/ (Creative Commons Attribution-Noncommercial-Share Alike 3.0 Unported). That means you may use it only for NON-COMMERCIAL purposes.
    2022-07-25 20:05:07下载
    积分:1
  • VHDL实现的8位乘法器,所有仿真全部通过
    VHDL实现的8位乘法器,所有仿真全部通过-VHDL to achieve 8-bit multiplier
    2022-01-24 12:51:20下载
    积分:1
  • cordic_base_j
    This code implement a interation in cordic pipelline
    2014-10-30 01:47:24下载
    积分:1
  • Uses Verilog the HDL design, obtains the realization basis on the palm space int...
    采用Verilog HDL设计,在掌宇智能开发板上得到实现 根据抢答器的原理,整个电路可划分为三部分:采样电路、门控电路和译码电路- Uses Verilog the HDL design, obtains the realization basis on the palm space intelligence development board to snatch the answering principle, the entire electric circuit may divide is three parts: The sampling electric circuit, the gate control the electric circuit and the decoding circuit
    2022-03-16 23:36:15下载
    积分:1
  • verilog prescaler for the realization of the odd
    verilog实现的奇数分频器 针对任何规模的奇数分频-verilog prescaler for the realization of the odd-numbered odd-numbered points of any size-frequency
    2022-08-08 15:56:02下载
    积分:1
  • ENDAT2.2-Code
    海德汉绝对式编码器代码,VHDL语言编写(Heidenhain absolute encoder code, VHDL language)
    2021-04-26 11:18:45下载
    积分:1
  • ass1_3_safe
    The objective of this project is to design and implement the controller for an electronic safe. You will interface a 16-button keypad to the NIOS boards. The combination code of the safe will be the last
    2011-03-05 01:17:22下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载