登录
首页 » VHDL » PLD与8051接口的参考设计 Xilinx提供的verilog源代码

PLD与8051接口的参考设计 Xilinx提供的verilog源代码

于 2022-05-12 发布 文件大小:58.88 kB
0 193
下载积分: 2 下载次数: 1

代码说明:

PLD与8051接口的参考设计 Xilinx提供的verilog源代码-PLD 8051 interface with the Xilinx Reference Design for the Verilog source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • testbench
    说明:  altera 最新的CYCLONE IV的pci-e核的testbench,VHDL源程序。(altera latest CYCLONE IV of the pci-e core testbench, VHDL source code.)
    2010-04-22 10:20:24下载
    积分:1
  • DE2_70_LTM_CCD
    A design on a DE270 FPGA with the use of CCD: a camera DC2 and a TRDB LTM after reading from the SRAM.
    2009-10-04 23:27:04下载
    积分:1
  • Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0],...
    Top module name : SHIFTER (File name : SHIFTER.v) 2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT. 3. Output pins: OUT [15:0]. 4. Input signals generated from test pattern are latched in one cycle and are synchronized at clock rising edge. 5. The SHIFT signal describes the shift number. The shift range is 0 to 15. 6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it shifts input data to left. 7. When the signal SIGN is high, the input data is a signed number and it shifts with sign extension. However, the input data is an unsigned number if the signal SIGN is low. 8. You can only use following gates in Table I and need to include the delay information (Tplh, Tphl) in your design.
    2022-04-13 06:40:15下载
    积分:1
  • dspbuilder_manul
    这份文献主要介绍了dsp builder 8.0的功能及使用手册,介绍了如何和matlab一起使用的步骤。(This literature focuses on the dsp builder 8.0 features and user manual describes how to matlab and used in conjunction with steps.)
    2009-10-17 21:00:41下载
    积分:1
  • "Verilog HDL Design Guide" 4
    《Verilog HDL 程序设计教程》4-"Verilog HDL Design Guide" 4
    2023-06-21 01:20:03下载
    积分:1
  • 使用vhdl语言编写的100个常用程序的例子
    使用vhdl语言编写的100个常用程序的例子-The use of VHDL language 100 examples of commonly used procedures
    2022-08-18 05:39:29下载
    积分:1
  • led5604
    5604FPGA驱动,能显示数字(5604里面为4个595)(5604 FPGA driver, able to display digital (5604 contains 4 595))
    2020-06-19 18:00:01下载
    积分:1
  • VHDL采用I2C控制器,是一个组件,你可以使用添加之间。
    用VHDL制作的I2C控制器,是一个component,之间添加就可以使用。-VHDL produced using I2C controller, is a component, you can use to add between.
    2022-06-18 14:45:04下载
    积分:1
  • 基于VHDL的rsc(7,5)递归卷积编码器
    rsc递归卷积编码器是turbo码的分量编码器,递归相对于普通的卷积码多了一个反馈,拥有更好地重量谱分布和更加的误码率特性,且码率越高,信噪比越低其优势越明显。利用D触发器组成的rsc生成器,逻辑思维简单,里面包含有测试波形以及测试的结果
    2022-06-28 16:38:10下载
    积分:1
  • regress-900055
    The Date prototype object is itself a Date object (its [[Class]] is "Date") whose value is NaN.
    2013-12-27 00:29:58下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载