登录
首页 » VHDL » PLD与8051接口的参考设计 Xilinx提供的verilog源代码

PLD与8051接口的参考设计 Xilinx提供的verilog源代码

于 2022-05-12 发布 文件大小:58.88 kB
0 181
下载积分: 2 下载次数: 1

代码说明:

PLD与8051接口的参考设计 Xilinx提供的verilog源代码-PLD 8051 interface with the Xilinx Reference Design for the Verilog source code

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • New FPGA
    基于FPGA的新型数据位同步时钟提取(CDR)实现方法-New FPGA-based data bit sync clock extraction (CDR) method
    2023-03-23 03:30:04下载
    积分:1
  • vmm_log
    vmm log 验证平台,采用vmm搭建 (vmm log verification platform, built by vmm)
    2011-04-30 20:02:06下载
    积分:1
  • tcpip_stack_v1_2
    说明:  实现ARP、ICMP、UDP、TCP、IP和MAC全过程的传输,对TCP的连接、接收、发送、断开均经过测试,功能正常(Realize the transmission of ARP, ICMP, UDP, TCP, IP and MAC in the whole process, test the connection, reception, transmission and disconnection of TCP, and the function is normal)
    2020-05-05 10:03:04下载
    积分:1
  • 基于FPGA的信号发生器20140506
    说明:  基于FPGA的芯片信号发生器,利用Verilog语言实现信号发生器的各个模块单元, 实现的要求:正弦波、三角波、方波等;(Based on FPGA chip signal generator, using Verilog language to realize each module unit of the signal generator, Requirements: sine wave, triangle wave, square wave, etc;)
    2019-12-30 11:48:26下载
    积分:1
  • 在altera DE2 的开发板上采集图像,到lcd显示的原程序 。
    在altera DE2 的开发板上采集图像,到lcd显示的原程序 。-In altera DE2 development board collecting images, lcd display to the original procedure.
    2022-06-20 13:14:46下载
    积分:1
  • polyphaseFIR_1v0
    polyphase fir dilter
    2016-02-19 21:32:07下载
    积分:1
  • Asynchronous FIFO controller Verilog Design and Implementation
    异步FIFO控制器的Verilog设计与实现-Asynchronous FIFO controller Verilog Design and Implementation
    2022-08-14 15:39:50下载
    积分:1
  • 用verilog写的各种实用的分频器,很好的参考例子。
    用verilog写的各种实用的分频器,很好的参考例子。-Using Verilog to write a variety of practical divider, a good reference example.
    2022-10-26 16:30:03下载
    积分:1
  • pingpangqiu
    基于basys2的简单的乒乓球小游戏,通过ise13.4开发,使用语言VHDL,能够通过VGA在显示屏显示,能够实现双人对打,有计分功能。(Simple table tennis game, based on basys2 through ise13.4 development, using VHDL language, can through the VGA display shows, can achieve a double play, scoring function.)
    2014-07-04 01:42:00下载
    积分:1
  • this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer u...
    this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural -this project is based on 2*1 and 4*1 multiplexer and 1*2 and 1*4 demultiplexer using vhdl.this is the 100 correct code,reference is taken from book digital electrionics written by anand kumar.please use quatrus to access this code.this code can be used for the final year project for engineering. Here dataflow techniques and behavioural
    2022-05-22 09:03:05下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载