登录
首页 » VHDL » FPGA simulation examples, Verilog coding, the process in detail, code easy to un...

FPGA simulation examples, Verilog coding, the process in detail, code easy to un...

于 2022-05-04 发布 文件大小:34.64 kB
0 161
下载积分: 2 下载次数: 1

代码说明:

FPGA的仿真实例,Verilog代码编写,过程详尽,代码易懂。第二个文档-FPGA simulation examples, Verilog coding, the process in detail, code easy to understand. The second document

下载说明:请别用迅雷下载,失败请重下,重下不扣分!

发表评论

0 个回复

  • half_adrrrrder
    FPGA上的一个半加器实例程序,通过测试,可以直接运行在fpga开发板上。(One and a half adder example on FPGA program, through the test, can be run directly on the FPGA development board)
    2013-12-01 12:01:31下载
    积分:1
  • xilinx平台DDR3设计教程之综合篇_中文版教程
    存储器DDR3在Xlinix平台上的设计教程和综合应用(Design course and comprehensive application of memory DDR3 on Xlinix platform)
    2018-11-02 11:23:55下载
    积分:1
  • 一个完整的viterbi译码程序和测试的程序
    一个完整的viterbi译码程序和测试的程序-A complete viterbi decoding procedures and test procedures
    2023-01-14 14:40:03下载
    积分:1
  • tcpip_stack_v1_2
    说明:  实现ARP、ICMP、UDP、TCP、IP和MAC全过程的传输,对TCP的连接、接收、发送、断开均经过测试,功能正常(Realize the transmission of ARP, ICMP, UDP, TCP, IP and MAC in the whole process, test the connection, reception, transmission and disconnection of TCP, and the function is normal)
    2020-05-05 10:03:04下载
    积分:1
  • OFDM-system-FPGA-design
    说明:  OFDM基带处理的书籍和论文,以及发送和接收端源码。(OFDM baseband processing books and papers, as well as send and receive source code.)
    2020-06-06 13:54:22下载
    积分:1
  • 学习应用FPGA pid实现
    pid程序,新学者,使用FPGA学习,希望大家一起学习
    2023-08-21 11:25:08下载
    积分:1
  • dds
    DDS实验 matlab 与quartus 的完美结合(DDS experimental combination of matlab and quartus)
    2010-05-08 08:51:48下载
    积分:1
  • SystemOfTaxiFeeBasedOnVerilogHDL
    摘 要:以上海地区的出租车计费器为例,利用Verilog HDL语言设计了出租车计费器,使其具有时间 显示、计费以及模拟出租车启动、停止、复位等功能,并设置了动态扫描电路显示车费和对应时间,显示 了硬件描述语言Verilog—HDL设计数字逻辑电路的优越性。源程序经MAX+PLUS Ⅱ软件调试、优 化,下载到EPF1OK10TC144—3芯片中,可应用于实际的出租车收费系统。 关键词:Verilog HDL;电子自动化设计;硬件描述语言;MAX+PLUSⅡ(Abstract: Shanghai taxi meter as an example, the use of Verilog HDL language designed taxi meter so that it will have the time display, billing, as well as analog taxis to start, stop, reset and other functions, and set up a dynamic scanning circuit shows that the fare and the corresponding time, shows the hardware description language Verilog-HDL design of the superiority of digital logic circuits. Source by MAX+ PLUS Ⅱ software debugging, optimization, downloaded to EPF1OK10TC144-3 chip, can be applied to the actual taxi fare collection system. Keywords: Verilog HDL electronic design automation hardware description language MAX+ PLUS Ⅱ)
    2007-09-11 10:52:52下载
    积分:1
  • pgaasm
    is61lv25616简单的verilog程序,完成sram读写 主要是基于FPGA(EP2C8Q208I8)下的SRAM驱动(1lv25616 simple verilog program, complete sram read and w1lv25616 simple verilog program, complete sram read)
    2017-06-19 13:08:08下载
    积分:1
  • FPGA-DSP
    vhdl编写的FPGA与DSP接口程序,在FPGA内分配了两块双BUFFER与DSP进行通信(vhdl prepared FPGA and DSP interface program, the FPGA within the allocated 2 pairs of BUFFER to communicate with the DSP)
    2021-01-08 10:58:51下载
    积分:1
  • 696516资源总数
  • 106914会员总数
  • 0今日下载